3.9.3 Base - unsupported VE features - change of older parameters

Most parameter names have been simplified between the VE model and the Base Platform system model.

Components that were previously in motherboard or daughterboard groups are now in a bp group. The model does not recognize the previous parameter names.

In a change to the previous default, the Base Platform models the core cache state by default. You can disable this using a single parameter for all cores in the simulation, using the cache_state_modelled parameter.

-C cache_state_modelled=0

Note:

Cortex Base Platforms do not model the cache state by default.
Non-ConfidentialPDF file icon PDF versionARM DUI0837I
Copyright © 2014-2016 ARM Limited or its affiliates. All rights reserved.