2.3. Cortex-M0 memory map

For information about the Cortex-M0 DesignStart memory map, see the Cortex-M0 DesignStart RTL Testbench Guide (DUI0926).

Copyright © 2015-2016 ARM. All rights reserved.ARM DUI 0934B
Non-ConfidentialID062017