SoC Designer
AXI4 Protocol Bundle User Guide

Copyright © 2016 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>February 2016</td>
<td>A</td>
<td>Non-Confidential</td>
<td>Release with 8.3</td>
</tr>
<tr>
<td>March 2016</td>
<td>B</td>
<td>Non-Confidential</td>
<td>Release with 8.4</td>
</tr>
</tbody>
</table>

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM Limited (“ARM”). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any patents.

This document is provided “AS IS”. ARM provides no representations and no warranties, express, implied or statutory, including, without limitation, the implied warranties of merchantability, satisfactory quality, non-infringement or fitness for a particular purpose with respect to the document. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version shall prevail.

To the extent not prohibited by law, in no event will ARM be liable for any damages, including without limitation any direct, indirect, special, incidental, punitive, or consequential damages, however caused and regardless of the theory of liability, arising out of any use of this document, even if ARM has been advised of the possibility of such damages.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to ARM’s customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement specifically covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. You must follow the ARM trademark usage guidelines http://www.arm.com/about/trademarks/guidelines/index.php.

Copyright © ARM Limited or its affiliates. All rights reserved.
110 Fulbourn Road, Cambridge, England CB1 9NJ.

In this document, where the term ARM is used to refer to the company it means “ARM or any of its subsidiaries as appropriate”.

ARM DUI 0955B Copyright © 2016 ARM Limited. All Rights Reserved 2 Non-Confidential
Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com
# Table of Contents

1. **Introduction** .................................................................................................................. 7

2. **Requirements** .............................................................................................................. 7

3. **Bundle Contents** ......................................................................................................... 7
   3.1 AXI4 Models and Examples ......................................................................................... 7
   3.2 AXI4 Probes ............................................................................................................... 7
   3.3 AXI4 Ports ................................................................................................................. 7

4. **AXI Adapter Compatibility** .......................................................................................... 7

5. **Models** .......................................................................................................................... 8
   5.1 AXI4*_Master ........................................................................................................... 9
   5.2 AXI4*_Slave ............................................................................................................ 10
   5.3 AXI4*_Mem ............................................................................................................ 11
   5.4 AXI4*_Stub ............................................................................................................. 13
      5.4.1 AXI4*_Stub Macros ....................................................................................... 14
   5.5 MxAXI4 .................................................................................................................. 15
      5.5.1 MxAXI4 Limitations ....................................................................................... 15
      5.5.2 MxAXI4 Parameters ...................................................................................... 16
   5.6 AXI4ToAXIv2 .......................................................................................................... 17
      5.6.1 AXI4ToAXIv2 Limitations and Implementation Notes ................................... 17
      5.6.2 AXI4ToAXIv2 Parameters ............................................................................ 18
   5.7 AXIv2ToAXI4 ........................................................................................................... 19
      5.7.1 AXIv2ToAXI4 Limitations and Implementation Notes ................................... 19
      5.7.2 AXIv2ToAXI4 Parameters ............................................................................ 19
   5.8 AXI4ToAXI4 ............................................................................................................ 20
      5.8.1 AXI4ToAXI4 Parameters ............................................................................ 20
   5.9 Implementation Note: Address Width Parameter ....................................................... 21
5.10  Disk Backed Memory Functionality .......................................................... 21
5.10.1 Disk Backed Memory Use Case ............................................................... 22

6  Probes .............................................................................................................. 23

6.1  Tracer Probe ............................................................................................... 23
6.2  Breakpoint Probe ........................................................................................ 24
   6.2.1 Multiple-channel breakpoints ................................................................. 26
   6.2.2 Response breakpoints for ACE and ACE-Lite+DVM ............................. 26
6.3  Profiling Probe ............................................................................................ 27
6.4  Monitor Probe .............................................................................................. 30
   6.4.1 Dumping monitor contents .................................................................... 31

7  AXI4 Port Interfaces ......................................................................................... 32

7.1  Port Classes .................................................................................................. 32
7.2  Channel Ports ............................................................................................... 32
7.3  Master Interface ............................................................................................ 33
   7.3.1 AXI4_Master_Port .................................................................................. 33
   7.3.2 AXI Sender and Receiver Ports for AXI Master Interface .................. 34
   7.3.3 Methods for Setting Channel Signal Values ......................................... 35
   7.3.4 sendDrive .............................................................................................. 35
   7.3.5 Initialization and Reset ........................................................................ 35
   7.3.6 Changing the protocol variant for AXI4_Master_Port .......................... 36
   7.3.7 Supporting Combinatorial Ready-On-Valid .......................................... 36
   7.3.8 Master Port Supporting Full System Coherent Memory Views .......... 36
7.4  Slave Interface .............................................................................................. 36
   7.4.1 AXI4_Slave_Port .................................................................................. 36
   7.4.2 AXI Sender and Receiver Ports for AXI Slave Interface ................... 37
   7.4.3 Methods for Setting Channel Signal Values ....................................... 38
   7.4.4 sendDrive .............................................................................................. 38
   7.4.5 Initialization and Reset ......................................................................... 38
   7.4.6 Changing the protocol variant for AXI4_Slave_Port .......................... 39
7.4.7 Slave Port Supporting Full System Coherent Memory Views .................. 39
7.4.8 Slave Port Supporting Fast Debug Access........................................... 39
7.4.9 Slave Port Supporting Full System Coherent Memory Views Plus Fast Debug Access ........................................................................................................... 39

7.5 Note on Using Large AXI ID Widths ......................................................... 40

7.6 Examples ................................................................................................. 40
  7.6.1 AXI Master Port..................................................................................... 40
  7.6.2 AXI Master Component......................................................................... 41
  7.6.3 AXI Master Backtrace Port.................................................................... 41
  7.6.4 AXI Slave Port...................................................................................... 42
  7.6.5 AXI Slave Component........................................................................... 43
  7.6.6 AXI4 Slave Backtrace Port................................................................. 44
  7.6.7 AXI4 Slave Backtrace Port with Fast Debug Access ......................... 44

8 Component Wizard ..................................................................................... 46
  8.1 Generating AXI4 Ports............................................................................. 46
1 Introduction
This is the user guide for the SoC Designer AXI4 Protocol Bundle. This protocol bundle contains SoC Designer components, probes, and the transaction port interfaces for the ARM AXI4 protocol (includes support for AMBA4 AXI).

2 Requirements
The AXI4 protocol bundle requires the following:
- SoC Designer v8.4 or later
- Compilation tools as set forth in the SoC Designer Installation Guide.

3 Bundle Contents
This bundle contains protocol support packages for the ARM AMBA AXI4 protocol including ACE.

3.1 AXI4 Models and Examples
Generic components such as memory are included in this bundle. Also provided is example source code to help users develop custom AXI4 components.

3.2 AXI4 Probes
Probes provide visibility into transactions between two components. AXI4-specific probes are included in this protocol bundle.

3.3 AXI4 Ports
AXI4 transaction port definition header files and libraries are included in this package. These are required during runtime of any components with AXI4 ports and also when creating components with AXI4 ports.

4 AXI Adapter Compatibility
The following matrix describes the protocol support for the AXI adapters. AXI4toAXIv2, AXIv2ToAXI4, and AXI4ToAXI4 adapters are included in this protocol bundle.

<table>
<thead>
<tr>
<th>Adapter Name</th>
<th>Protocol Support</th>
<th>Compatibility</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXIv2</td>
<td>AMBA3 AXI</td>
<td>Only compatible with AXIv2 ports. Connection to AXI4 ports requires an adapter component.</td>
</tr>
<tr>
<td>AXI4</td>
<td>AXI4 to AXI4</td>
<td>Compatible using the AXI4ToAXI4 adapter component.</td>
</tr>
<tr>
<td></td>
<td>AXI4 to AXI-Lite+DVM</td>
<td></td>
</tr>
<tr>
<td></td>
<td>AXI-Lite to AXI4</td>
<td></td>
</tr>
</tbody>
</table>

Table 4-1 AXI Adapter Compatibility Matrix
5 Models

Table 5-1 lists the AXI4 components included in this bundle. These are described in more detail throughout this section.

Note: This document uses the following convention when referring to AXI4 components: AXI4*_<ComponentName>. The asterisk (*) represents the five variants of the AXI4 Protocol that you can specify (ACE, ACE-Lite+DVM, ACE-Lite, AXI4, or AXI4-Lite).

<table>
<thead>
<tr>
<th>Component</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXI4*_Master</td>
<td>This is an example AXI4 master component.</td>
</tr>
<tr>
<td>AXI4*_Slave</td>
<td>This is an example AXI4 slave component.</td>
</tr>
<tr>
<td>AXI4*_Mem</td>
<td>A generic AXI4 memory component with an AXI slave interface.</td>
</tr>
<tr>
<td>AXI4*_Stub</td>
<td>A scriptable AXI4 master component.</td>
</tr>
<tr>
<td>MxAXI4</td>
<td>A generic model of an AXI4 interconnect component.</td>
</tr>
<tr>
<td>AXI4ToAXIv2</td>
<td>Bridges an AXI4 master component to a legacy AXIv2 slave component.</td>
</tr>
<tr>
<td>AXIv2ToAXI4</td>
<td>Bridges a legacy AXIv2 master component to an AXI4 slave component.</td>
</tr>
<tr>
<td>AXI4ToAXI4</td>
<td>Converts AXI traffic between different AXI4 variants.</td>
</tr>
</tbody>
</table>

Table 5-1 AXI4 Components

The .conf files for AXI4 components are located under the $MAXSIM_PROTOCOLS\AXI4\etc directory.
5.1 AXI4*_Master

AXI4*_Master is an example AXI component using the AXI4 master port.

There is an example system which uses AXI4*_Master located in 
$MAXSIM_PROTOCOLS/AXI4/examples/AXI4MasterSlave.

This example component is provided in source code form under 
$MAXSIM_PROTOCOLS/AXI4/src/AXI4_Master.

Figure 5-1 shows the AXI4*_Master component:

Table 5-2 lists the component parameters.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Width in bits of the address bus. Supported values are 32 to 63.</td>
</tr>
<tr>
<td>B ready delay</td>
<td>Number of delay cycles for the B channel ready response.</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. It must match the data bus width of the</td>
</tr>
<tr>
<td></td>
<td>connected model. Allowed values are: 32, 64, 128, 256, 512, and 1024.</td>
</tr>
<tr>
<td>Enable</td>
<td>If false, the component will not generate any transactions.</td>
</tr>
<tr>
<td>Enable aw &amp; w</td>
<td>Used to enable the AW and W channels at the same time. Usually W follows</td>
</tr>
<tr>
<td></td>
<td>AW, but you can change this parameter so that both channels go high at the</td>
</tr>
<tr>
<td>simultaneous</td>
<td>same time.</td>
</tr>
<tr>
<td>Enable Debug Messages</td>
<td>When set to true, the model debug messages are displayed as output.</td>
</tr>
<tr>
<td>Enable Fast Debug</td>
<td>When set to true, the model runs a fast debug access test which writes and</td>
</tr>
<tr>
<td></td>
<td>reads 50 MB of random binary data to memory starting from address 0x28080.</td>
</tr>
<tr>
<td></td>
<td>This test runs each time the model is reset.</td>
</tr>
<tr>
<td>Enable multiple reads</td>
<td>If true, the component will try to issue a second read transaction even</td>
</tr>
<tr>
<td></td>
<td>if the first read transaction has not completed.</td>
</tr>
<tr>
<td>Enable output</td>
<td>Enable printing of informational messages about transactions in a SoC</td>
</tr>
<tr>
<td></td>
<td>Designer Console window.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>Select from the following options: ACE, ACE-Lite+DVM, ACE-Lite, AXI4, AXI4-</td>
</tr>
<tr>
<td></td>
<td>Lite.</td>
</tr>
<tr>
<td>R ready delay</td>
<td>Number of delay cycles for the R channel ready response.</td>
</tr>
</tbody>
</table>
Start address | The starting address of transactions. Address will be incremented by the data width for each transaction.
---|---
Start address2 | Specifies the address for the second read transaction in case Enable multiple reads is set to true.
Start with writes | If true, the component will issue a write as the first transaction. If false, the component will issue a read as the first transaction.

Table 5-2 AXI4*_Master Parameters

5.2 AXI4*_Slave

AXI4*_Slave is an example AXI component using the AXI4 slave port.

There is an example system which uses AXI4*_Slave, which is located in $MAXSIM_PROTOCOLS/AXI4/examples/AXI4MasterSlave.

This example component is provided in source code form under $MAXSIM_PROTOCOLS/AXI4/src/AXI4_Slave.

Figure 5-2 shows the AXI4*_Slave component:

![Figure 5-2 AXI4*_Slave](image)

Table 5-3 lists the component parameters:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Width in bits of the address bus. Supported values are 32 to 63.</td>
</tr>
<tr>
<td>AR ready delay</td>
<td>Number of delay cycles for the AR channel ready response.</td>
</tr>
<tr>
<td>AW ready delay</td>
<td>Number of delay cycles for the AW channel ready response.</td>
</tr>
<tr>
<td>B valid delay</td>
<td>Number of delay cycles for the B channel valid response.</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. It must match the data bus width of the connected model. Allowed values are 32, 64, 128, 256, 512, and 1024.</td>
</tr>
<tr>
<td>Enable Debug Messages</td>
<td>When set to true, the model debug messages are displayed as output.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>Select from the following options: ACE, ACE-Lite+DVM, ACE-Lite, AXI4, AXI4-Lite.</td>
</tr>
<tr>
<td>R valid delay</td>
<td>Number of delay cycles for the R channel valid response.</td>
</tr>
</tbody>
</table>
**W ready delay**

Number of delay cycles for the W channel ready response.

| **Table 5-3 AXI4*_Slave Parameters** |

### 5.3 AXI4*_Mem

AXI4*_Mem is a generic AXI4 memory model with an AXI slave interface. Figure 5-3 shows the AXI4*_Mem component:

![Figure 5-3 AXI4*_Mem](image)

The AXI4*_Mem component supports both AXI4 and the ACE-Lite protocol. Use the “Protocol Variant” parameter to select between the two modes.

In ACE-Lite mode the AXI4*_Mem component accepts all ACE-Lite transactions as follows (see the ARM AMBA AXI and ACE Protocol Specification for details):

- All types of Reads and Writes are treated as ordinary Reads and Writes.
- All cache maintenance operations are responded to immediately with an OK status.
- All barriers are responded to immediately with an OK status.

Table 5-4 lists the component parameters.

<table>
<thead>
<tr>
<th><strong>Name</strong></th>
<th><strong>Description</strong></th>
<th><strong>Init/Runtime</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Width in bits of the address bus. Supported range is 32 to 64. Settable at sdcanvas time only; not settable at runtime. Refer to Section 5.9 for important implementation notes on this parameter.</td>
<td>Init</td>
</tr>
<tr>
<td>AR-to-R delay</td>
<td>Amount of cycles to wait before sending the first beat of read data after an AR transfer has completed.</td>
<td>Runtime</td>
</tr>
<tr>
<td>axi_name[0-5]</td>
<td>These parameters are obsolete and should be left at their default values.²</td>
<td>Init</td>
</tr>
<tr>
<td>axi_size[0-5]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>axi_start[0-5]</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

¹ Runtime means the parameter can be dynamically changed during simulation, Init means it can be changed only when building the system.

² ARM recommends using the Memory Map Editor (MME) in SoC Designer, which provides centralized viewing and management of the memory regions available to the components in a system. For information about migrating existing systems to use the MME, refer to the SoC Designer User Guide.
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Setting Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data width</td>
<td>Width in bits of the data bus. It must match the data bus width of the connected model. Allowed values are 32, 64, 128, 256, 512, and 1024.</td>
<td>Init</td>
</tr>
<tr>
<td>Disk Backed Memory</td>
<td>When enabled, the model uses a file on the disk to hold the simulated memory contents, to limit the RAM consumption of the simulator. The default setting is Disabled.</td>
<td>Init</td>
</tr>
<tr>
<td>Disk Backed Memory Size(Bytes)</td>
<td>If ‘Disk Backed Memory’ is enabled, this 32-bit integer value is used as the default value of the memory being modeled. The default value is 100 GB. If ‘Disk Backed Memory’ is set to False, Disk Backed Memory Size (Bytes) is ignored.</td>
<td>Init</td>
</tr>
<tr>
<td>Disk Backed Memory-RAM Limit (MB)</td>
<td>If ‘Disk Backed Memory’ is enabled, this parameter determines how much memory each instance can consume before swapping occurs. The default value is 250 MB. If ‘Disk Backed Memory’ is set to False, Disk Backed Memory RAM Limit (MB) is ignored.</td>
<td>Init</td>
</tr>
<tr>
<td>Enable Debug Messages</td>
<td>When set to true, the model debug messages are displayed as output.</td>
<td>Runtime</td>
</tr>
<tr>
<td>Enable Warnings</td>
<td>When set to true, this parameter enables printing of warning messages.</td>
<td>Init</td>
</tr>
<tr>
<td>Exclusive Monitor</td>
<td>When set to true (the default setting), the memory does additional checking for exclusive access requests and can return EXOKAY for success on RRESP or BRESP. When set to false, exclusive access requests always return OKAY, which is a failure code. Only the true value allows the memory to be fully compliant with the AMBA AXI and ACE specification.</td>
<td>Init</td>
</tr>
<tr>
<td>Num of Exclusive Monitors</td>
<td>The maximum number of exclusive monitors needed. This parameter becomes active only when the Exclusive Monitor parameter is set to true. If this value is set to 0 when Exclusive Monitor = true, the exclusive monitor is not turned on.</td>
<td>Init</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>AXI4 and ACE-Lite.</td>
<td>Init</td>
</tr>
<tr>
<td>RAM Usage Limit (MB)</td>
<td>If ‘Disk backed memory’ is set to true, this integer value will set the threshold for the memory model on the RAM consumption before starting to swap its contents to the file. If ‘Disk backed memory’ is set to false, it will be Ignored.</td>
<td>Init</td>
</tr>
</tbody>
</table>

3 Refer to Section 5.10 for more information about using the Disk Backed Memory parameters.
### User Width
Width of the user data.

<table>
<thead>
<tr>
<th>User Width</th>
<th>Description</th>
<th>Init</th>
</tr>
</thead>
<tbody>
<tr>
<td>WS read</td>
<td>The number of wait cycles introduced for a Read access is given by this parameter.</td>
<td>Init</td>
</tr>
<tr>
<td>WS write</td>
<td>The number of wait cycles introduced for a Write access is given by this parameter.</td>
<td>Init</td>
</tr>
<tr>
<td>W-to-B delay</td>
<td>Number of cycles to wait before sending the B response after the Write data transfer has completed.</td>
<td>Runtime</td>
</tr>
</tbody>
</table>

Table 5-4 AXI4*_Mem Parameters

#### 5.4 AXI4*_Stub

AXI4*_Stub is an AXI4 master component which can be controlled with a SoC Designer mxscr script. Figure 5-4 shows the AXI4*_Slave component:

Table 5-5 lists the component parameters.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Width in bits of the address bus. Supported values are 32 to 63.</td>
</tr>
<tr>
<td>axi_name[0-5]</td>
<td>These parameters are obsolete and should be left at their default values.</td>
</tr>
<tr>
<td>axi_size[0-5]</td>
<td><strong>ARM recommends using the Memory Map Editor (MME) in SoC Designer, which provides centralized viewing and management of the memory regions available to the components in a system.</strong> For information about migrating existing systems to use the MME, refer to Chapter 9 of the SoC Designer User Guide.</td>
</tr>
<tr>
<td>axi_start[0-5]</td>
<td></td>
</tr>
<tr>
<td>CPP include path</td>
<td>Additional include path for header files to be used by script preprocessor.</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. It must match the data bus width of the connected model. Allowed values are 32, 64, 128, 256, 512, and 1024.</td>
</tr>
<tr>
<td>Parameter</td>
<td>Description</td>
</tr>
<tr>
<td>---------------------------</td>
<td>-----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Enable Debug Messages</td>
<td>When set to <code>true</code>, the model debug messages are displayed as output.</td>
</tr>
<tr>
<td>Memory Init Byte Value</td>
<td>Value to initialize the scratch memory used by the stub.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>Select from the following options: ACE, ACE-Lite+DVM, ACE-Lite, AXI4, AXI4-Lite.</td>
</tr>
<tr>
<td>User Width</td>
<td>User signal (i.e., AWUSER) width. 1-32</td>
</tr>
</tbody>
</table>

Table 5-5 AXI4*_Stub Parameters

5.4.1 AXI4*_Stub Macros

Macro definitions for AXI4*_Stub are provided in the following files:

$MAXSIM_PROTOCOLS/AXI4/include/AXI4_Stub_Macros.h
$MAXSIM_PROTOCOLS/AXI4/include/AXI4_Stub_CheckMacros.h
5.5 **MxAXI4**

This is a generic model of an AXI interconnect. This model supports up to 16 masters and 16 slaves. Each AXI4 slave port supports up to 4 independent memory regions which can be configured through the component parameters or via SD Memory Map Editor. All ports have the same data width (see the Parameters table below for supported data widths). External bridges can be used to convert the data widths on different ports. Figure 5-5 shows an example system that uses a 3x2 MxAXI4.

![Diagram of MxAXI4](image)

**Figure 5-5 MxAXI4 with 3 masters and 2 slaves**

The MxAXI4 component currently supports two protocol variants: AXI4 and ACE-Lite. You can configure this in SoC Designer Canvas by setting the Protocol Variant parameter.

The MxAXI4 passes transactions from the slave ports to the appropriate master ports based on the defined address map. It does not consider the transaction contents to determine how to accomplish this. So for example, the QoS (Quality of Service) ports are not used to prioritize the transactions. In addition, coherency information is not interpreted, but rather simply passed through the master port to be handled by the attached slave device.

### 5.5.1 MxAXI4 Limitations

The MxAXI4 does not include full support the AXI4 protocol. The following are some of its limitations:

1. It supports only one transaction at a time on any slave or master, whether the transaction is read or write.
2. It reports decode errors as errors, rather than returning a decode response using the R or B channels.
### 5.5.2 MxAXI4 Parameters

Table 5-6 below lists the MxAXI4 component parameters.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address width</td>
<td>Width in bits of the address bus. Supported values are 32 to 63.</td>
</tr>
<tr>
<td>Data width</td>
<td>Data bus width. Applies to all ports. Supported widths are 32, 64, 128, 256, 512, and 1024.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>Select between AXI4 protocol variants. Currently supports AXI4 and ACE-Lite.</td>
</tr>
<tr>
<td>sXX_nameY</td>
<td>The name for memory region Y on port XX. Y: 0 – 3. XX: 00 – 15.</td>
</tr>
<tr>
<td>sXX_sizeY</td>
<td>The size for memory region Y on port XX. Y: 0 – 3. XX: 00 – 15.</td>
</tr>
<tr>
<td>sXX_startY</td>
<td>The start address for memory region Y on port XX. Y: 0 – 3. XX: 00 – 15.</td>
</tr>
<tr>
<td>Use MME</td>
<td>Use Memory Map Editor for configuring memory regions. If set to false, component parameters are used instead.</td>
</tr>
</tbody>
</table>

**Table 5-6 MxAXI4 Parameters**
5.6 AXI4ToAXIv2

This is a generic model that converts AXI4 traffic into AXIv2 traffic. Figure 5-6 shows the component.

![AXI4ToAXIv2 component](image)

**Figure 5-6 AXI4ToAXIv2 component**

The AXI4ToAXIv2 currently supports only the AXI4 and ACE-Lite protocol variantes and does not cover ACE-Lite+DVM or ACE. Use this component to attach a legacy AXIv2 component to an AXI4 component.

The AXI4ToAXIv2 component handles the AXI4 to AXIv2 differences as follows:

- It splits any INCR bursts longer than 16 beats into multiple transactions.
- It generates the WID which is missing from AXI4 but is required by AXIv2.
- It handles AXIv2 early write response by delaying it until the address has been accepted.

The AXI4ToAXIv2 supports both AXI4 and the ACE-Lite protocol. Use the “Protocol Variant” parameter to select between the two modes.

In ACE-Lite mode it accepts all ACE-Lite transactions as follows (see the ARM AMBA AXI and ACE Protocol Specification for details):

- All types of reads and writes are treated as ordinary reads and writes.
- All cache maintenance operations are responded to immediately with an OK status.
- All barriers are responded to immediately with an OK status.

5.6.1 AXI4ToAXIv2 Limitations and Implementation Notes

The component currently does not support the following:

- Address widths greater than 32 bits.
  
  **Note:** For 40-bit address support, the AXI4ToAXIv2 emits a warning but allows the connection. However, the upper 8 bits must be zero; non-zero values in the upper 8 bits cause an error.

- USER signals greater than 32 bits (causes a warning).
- Non-zero values in the AxQOS or AxREGION signals (causes a warning).
### 5.6.2 AXI4ToAXIv2 Parameters

Table 5-7 below lists the AXI4ToAXIv2 component parameters:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Supports 32-bits</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. Allowed values are 32, 64, and 128.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>Currently supports AXI4 and ACE-Lite.</td>
</tr>
<tr>
<td>User Width</td>
<td>User signal (i.e., AWUSER) width. 1-32</td>
</tr>
</tbody>
</table>

Table 5-7 AXI4ToAXIv2 Component Parameters
5.7 AXIv2ToAXI4

This is a generic model that converts AXIv2 traffic into AXI4 traffic. Figure 5-7 shows the component.

![AXIv2ToAXI4 component]

Figure 5-7 AXIv2ToAXI4 component

The AXIv2ToAXI4 can be connected to any of the AXI4 protocol variants (AXI4, ACE-Lite, ACE-Lite+DVM, and ACE). However, it generates only traffic that is consistent with the AXI3 protocol. In other words, it does not use any of the new AXI4/ACE signaling. These are treated as zero.

5.7.1 AXIv2ToAXI4 Limitations and Implementation Notes

The AXIv2ToAXI4 component currently does not support the following:

1. Address widths greater than 32-bits (causes an error).
2. USER signals greater than 32-bits (causes a warning).

5.7.2 AXIv2ToAXI4 Parameters

Table 5-8 below lists the AXIv2ToAXI4 component parameters:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Supports 32-bits</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. Allowed values are 32, 64, and 128.</td>
</tr>
<tr>
<td>Protocol Variant</td>
<td>AXI4, ACE-Lite, ACE-Lite+DVM, and ACE</td>
</tr>
<tr>
<td>User Width</td>
<td>User signal (i.e., AWUSER) width. 1-32</td>
</tr>
<tr>
<td>AXI4* Domain</td>
<td>The component sets the AXI4* domain field in all forwarded transactions based on this value. Available settings are:</td>
</tr>
<tr>
<td></td>
<td>• NON_SHAREABLE</td>
</tr>
<tr>
<td></td>
<td>• INNER_SHAREABLE</td>
</tr>
<tr>
<td></td>
<td>• OUTER_SHAREABLE</td>
</tr>
<tr>
<td></td>
<td>• SYSTEM</td>
</tr>
</tbody>
</table>

Refer to the ARM AMBA 4 Specification for details.

Table 5-8 AXIv2ToAXI4 Component Parameters
5.8 AXI4ToAXI4

This is a generic model that converts AXI traffic between different AXI4 variants. Use the “Protocol Variant” parameter to select the desired protocol variant separately for the master and the slave ports.

The AXI4ToAXI4 currently supports the following conversions:

<table>
<thead>
<tr>
<th>Slave Side</th>
<th>Master Side</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXI4</td>
<td>AXI4</td>
</tr>
<tr>
<td>AXI4</td>
<td>ACE-Lite+DVM</td>
</tr>
<tr>
<td>ACE-Lite</td>
<td>AXI4</td>
</tr>
</tbody>
</table>

Notes:

When converting from AXI4, signals that are not provided by AXI4 are tied to 0 on the target side. Similarly, when converting to AXI4, signals that are not implemented in AXI4 are ignored.

The system in which the AXI4ToAXI4 component is used must be configured so that components connected to the AXI4ToAXI4 do not issue transactions that are not supported by the target protocol.

The CCI-400 can be connected to the NIC-400 via the AXI4ToAXI4. In this case, the CCI-400 should be configured for connection to AXI4 master and slaves as described in the CCI-400 Integration Manual.

5.8.1 AXI4ToAXI4 Parameters

Table 5-9 below lists the AXI4ToAXI4 component parameters:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address Width</td>
<td>Supports 32-bits</td>
</tr>
<tr>
<td>Data Width</td>
<td>Width in bits of the data bus. Allowed values are 32, 64, 128, 256, 512, and 1024.</td>
</tr>
<tr>
<td>Master Protocol Variant</td>
<td>Currently supports AXI4 and ACE-Lite+DVM.</td>
</tr>
<tr>
<td>Slave Protocol Variant</td>
<td>Currently supports AXI4 and ACE-Lite.</td>
</tr>
<tr>
<td>User Width</td>
<td>User signal (i.e., AWUSER) width (1-32).</td>
</tr>
</tbody>
</table>

Table 5-9 AXI4ToAXI4 Component Parameters
5.9 Implementation Note: Address Width Parameter

The Address Width parameter allows you to create a system in which a mismatch exists between the address widths on a connection from a master to a slave device. This type of mismatch is allowed by the AXI3 and AXI4 protocols (Section A10.3.1 of the AMBA AXI and ACE Protocol Specification (AXI3, AXI4, and AXI4-Lite)).

If an address mismatch is detected, SoC Designer Simulator prints a warning when the system is loaded.

If the address field (AxADDR) of the slave is:

- Wider than the master - Zeros are used for the extra bits.
- Narrower than the master - The address bits beyond the width of the slave are not used by the slave.

In addition, SoC Designer Simulator watches the extra bits from the master and reports a warning if they are ever driven to non-zero values (indicating that the master is attempting to address a location that is not supported by the slave). To eliminate this warning, adjust the Address Width parameter for the master or slave so that they match.

5.10 Disk Backed Memory Functionality

The AXI4*_Mem component allows systems to model very large memories (several GBs) using a feature called Disk Backed Memory. This feature helps contain SoC Designer memory usage within the limits imposed by the operating systems.

Disk Backed Memory achieves this by swapping the contents of the simulated memory to the disk when the simulated memory exceeds a certain limit. The content swapped to the disk is usually the oldest content, while the most recent content remains in memory.

As general guidelines, this feature should be enabled if the memory being modeled is larger than 2GB.

Note: Be aware that enabling disk backed memory may affect performance. By default, the functionality is disabled.

This feature is enabled and controlled using the following parameters:

- **Disk Backed Memory** – This parameter enables/disables Disk Backed Memory functionality. It is disabled by default.

- **Disk Backed Memory Size (Bytes)** – This parameter should match the size of addressable space of the memory instance. For example, if an AXI4*_Mem instance called Mem1 is required to address 0x8000:0000 to 0xFFFF:FFFF (2GB), then this parameter should be set to 0x80000000 (0xFFFF:FFFF minus 0x8000:0000) for Mem1. The default is 100 GB.

- **Disk Backed Memory-RAM Limit (MB)** – This parameter determines how much physical RAM each instance consumes before swapping starts. The default setting of 250 MB should work well for most users; however, if you want to fine-tune these settings, allocate more RAM to the most frequently-accessed memory instance.

  Note: The sum of all RAM Limit settings should not exceed 4GB (this is the current implementation limit). This does not limit the amount of memory being modeled; rather, it limits the RAM consumption of SoC Designer.
5.10.1 Disk Backed Memory Use Case

The following figure shows a sample use case in which Disk Backed Memory is enabled. In this use case, there are two instances of modeled memory.

The AXI4_mem component limits the RAM consumption on each instance to the value specified by the RAM Limit parameter. In this example, the total RAM used by the disk memory instances is 100 MB + 1 GB. Because MEM2 is more frequently accessed than MEM1 in this use case, the RAM Limit parameter for MEM2 has been set significantly higher (1 GB) than the RAM Limit parameter for MEM1 (100 MB). When the limit set for each instance is reached, the oldest data is swapped to disk.
6 Probes

Table 6-1 describes the simulation probes that are included in the AXI4 Protocol Bundle. These are described further in the following sections:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tracer</td>
<td>Enables tracing of AXI signals on an AXI4 connection. Traced signals can be viewed in the SoC Designer simulator waveform window.</td>
</tr>
<tr>
<td>BreakPoint</td>
<td>Transaction breakpoint on an AXI connection.</td>
</tr>
<tr>
<td>Profiler</td>
<td>Profiles AXI transactions. Profiled data can be viewed in the SoC Designer simulator profiler window.</td>
</tr>
<tr>
<td>Monitor</td>
<td>View the activity over the connection for each cycle.</td>
</tr>
</tbody>
</table>

Table 6-1 AXI4 Probes

6.1 Tracer Probe

This probe allows tracing of AXI signals. Use the SoC Designer Waveform window to see the traced signals. To add a tracer probe, right-click on an AXI4 connection and select “Enable/Disable Tracing”. This displays the Tracer Properties dialog shown in Figure 6-1:

![Figure 6-1 Tracer Properties](image-url)
By default, all signals are traced. To disable tracing of certain signals, use the checkboxes located on the left side of the signal.

**Note:** AXI4 tracer properties show all AMBA4 AXI signals including the ACE channel signals regardless of whether or not the additional signals are used by the components. Disable unused signals or channels by deselecting the check-boxes next to the Channel/Signal name in the Tracer Properties dialog.

### 6.2 Breakpoint Probe

To insert a breakpoint probe, either:

- Double-click on the connection, or
- Right-click on the connection and select “Insert/Remove Breakpoint” from the context menu.

By default, the breakpoint is activated and breaks on any active AXI transaction across the connection.

To specify more specific breakpoint conditions:

1. Right-click on the connection.
2. Select “Edit Breakpoint Properties.”

This displays the Breakpoint Condition dialog, shown in Figure 6-2:

[Figure 6-2 Breakpoint Condition Dialog]

Channel and Signal options differ depending on the protocol variant of the connection. Options that are not available with a particular protocol variant appear grayed out. Additionally, certain options may be grayed out automatically based on your Channel and Step choices.

If you do not specify any options, SoC Designer generates a breakpoint for the VALID signals on all channels, plus RACK and WACK (if available in the protocol variant).
Table 6-2 describes the breakpoint condition options.

<table>
<thead>
<tr>
<th>Option</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Activity on:</td>
<td>Select Read Channels, Write Channels, Coherency Channels, or Any Channel.</td>
</tr>
<tr>
<td>Step is:</td>
<td>Select Address, Data, Response, or ACK channels.</td>
</tr>
<tr>
<td>Transaction Type:</td>
<td>Choices are channel-dependent and based on the permitted address control signal combinations for read, write, and snoop transactions.**</td>
</tr>
<tr>
<td>Address:</td>
<td>Select to specify equals, greater than, less than, not equals, less than or equals, or greater than or equals plus a value that you enter, or within plus two values that you enter.</td>
</tr>
<tr>
<td>Data:</td>
<td></td>
</tr>
<tr>
<td>Beat:</td>
<td></td>
</tr>
<tr>
<td>Size:</td>
<td>Specify 8bit, 16bit, 32bit, 64bit, or 128bit.</td>
</tr>
<tr>
<td>BRESP:*</td>
<td>Choices are the AXI-defined responses for read and write transactions: OKAY, EXOKAY, SLVERR, AND DECERR.**</td>
</tr>
<tr>
<td>RRESP[1:0]: *</td>
<td>Choices are the AXI-defined RRESP read response bits: PassDirty and IsShared.**</td>
</tr>
<tr>
<td>RRESP[3:2]: *</td>
<td>Choices are the AXI-defined Snoop response bit allocations: WasUnique, IsShared, PassDirty, Error, and DataTransfer.**</td>
</tr>
<tr>
<td>CRRESP[4:0]: *</td>
<td>Choices are the AXI-defined Snoop response bit allocations: WasUnique, IsShared, PassDirty, Error, and DataTransfer.**</td>
</tr>
</tbody>
</table>

*Refer to Section 6.2.2 for important details on response breakpoints.

** Refer to the ARM AMBA 4 Specification for details.

Table 6-2 AXI4 Breakpoint Options

Note: If certain breakpoint conditions are more complex than can be specified with the Breakpoint Condition dialog, use MxScript to generate your breakpoints. Refer to the MxScript Reference Manual for information.
6.2.1 Multiple-channel breakpoints

When you select multiple channels in the Activity and Step menus, the SoC Designer breakpoint logic defines the broadest possible breakpoint definition. In other words, it combines all of the conditions that are applicable to the choices made in the Breakpoint Condition dialog.

Consider the example shown in Figure 6-3:

![Figure 6-3 Multiple-channel example](image)

The breakpoint generated for the configuration specified in Figure 6-3 is:

```
(((RVALID == 0x1) && (RDATA == 0x2)) || ((ARVALID == 0x1) && (ARADDR == 0x1)))
```

Because the breakpoint is restricted to channels AR and R, which cannot occur simultaneously, SoC Designer generates two breakpoints: one for RDATA and another for ARADDR.

**Note:** Because RACK is asserted with every transaction, SoC Designer does not include RACK as a breakpoint when additional breakpoints are specified in the “Plus Any of the Following” section of the dialog.

6.2.2 Response breakpoints for ACE and ACE-Lite+DVM

The additional RRESP bits for ACE (IsShared and PassDirty) are handled in the SoCD breakpoint logic by matching against one and a mask. Similarly, the additional CRRESP bits for ACE and ACE-Lite + DVM (WasUnique, IsShared, PassDirty, Error, and DataTransfer) are handled in the SoCD breakpoint logic by matching against one and a mask. As a result, these bits may only be compared against one (asserted) or x (don't care; not included in the mask). The option to break when these bits equal zero is not available.

The masking comparison is a breakpoint condition equal to: (SIGNAL & MASK) == MASK, where MASK is the bitwise OR (|) of the individual response bits.

For example, breaking on the CRRESP bits for IsShared and DataTransfer yields MASK = 9, because 9 is (8|1), because IsShared is CRRESP[3] and DataTransfer is CRRESP[0]. The breakpoint condition for CRRESP is (CRRESP & 0x9) == 0x9.

For RRESP, the MASK is enabled for the lower 2 bits if a comparison is made against OKAY through DECERR.
6.3 Profiling Probe

The Profiling Probe enables profiling on AXI4, ACE-Lite, ACE-Lite+DVM, and ACE connections.

To enable this probe:
1. Right-click on a connection.
2. From the context menu, select Profiler > Enable.
3. View the Profiler Probe dialog by right-clicking again and selecting Profiler > Display.

There are three separate streams available for profiling the set of AXI4 protocol variant connections:

- **Channels Usage**: AXI events when channel is active (Valid is asserted on the channel). This captures:
  - Cycle – the timestamp.
  - Address – address being read or written at the cycle.
  - Channel Used – one of the 5, 7, or 8 AXI4/ACE-Lite/ACE-Lite+DVM/ACE channels.

- **Latency**: Latency for each operation type. This captures:
  - Cycle – the timestamp.
  - Latency – the length of time taken by an operation that finished on the cycle.
  - Operation Type – the write, read, or coherency latency types: write trans, write-initial, write-burst, etc.

- **Address**: Plots the accessed address location. This captures:
  - Cycle – the timestamp.
  - Address – the address being read or written at the cycle.
  - Latency – the length of time taken by an operation that finished on the cycle.
  - Operation Type – one of read, write, or coherency.

Browse the Profiling Manager to view the available choices for Y axis dimensions for the profiler plot.
Figure 6-4 shows a sample Profiling Probe dialog for the Channels Usage stream, with Channel Used on the Y axis:

![Figure 6-4 Profiling Dialog, Channels Usage](image)

Figure 6-5 shows a sample Profiling Probe dialog for the Latency stream, with Latency used on the Y axis:

![Figure 6-5 Profiling Dialog, Latency](image)
Table 6-2 defines the channels profiled for the Channels Usage stream:

<table>
<thead>
<tr>
<th>Channel Name…</th>
<th>Is available on Protocol Variant…</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC and CR</td>
<td>ACE-Lite+DVM and ACE.</td>
</tr>
<tr>
<td>CE</td>
<td>ACE only.</td>
</tr>
</tbody>
</table>

Table 6-2 Channels Usage Stream Profiling Channels

Table 6-3 describes the operation types profiled on the Latency Stream. For descriptions of operation types, refer to the SoC Designer User Guide, section 4.9.7, Latency Profiling:

<table>
<thead>
<tr>
<th>Operation Type…</th>
<th>Is available on Protocol Variant…</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Trans, Write-Initial, Write-Burst, Write Response</td>
<td>All AXI4/ACE variants.</td>
</tr>
<tr>
<td>Read Trans, Read-Initial, Read-Burst</td>
<td>All AXI4/ACE variants.</td>
</tr>
<tr>
<td>Coherency Trans</td>
<td>ACE, latency of an entire transaction involving AC, CR, and CD.</td>
</tr>
<tr>
<td>Coherency Response</td>
<td>ACE and ACE-Lite+DVM, latency of the response involving AC and CR.</td>
</tr>
<tr>
<td>Coherency-Initial</td>
<td>ACE, the latency of the first coherency write involving AC and CD.</td>
</tr>
<tr>
<td>Coherency-Burst</td>
<td>ACE, the latency of remaining coherency writes involving AC and CD.</td>
</tr>
</tbody>
</table>

Table 6-3 Latency Stream Profiling Operation Types

Table 6-4 describes the operation types profiled on the Address Stream. For descriptions of operation types, refer to the SoC Designer User Guide, section 4.9.7, Latency Profiling:

<table>
<thead>
<tr>
<th>Operation Type…</th>
<th>Protocol Variant and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Trans, Write-Initial, Write-Burst, Write Response</td>
<td>All AXI4/ACE variants. Any operation involving the write channels AW, W, and B.</td>
</tr>
<tr>
<td>Read Trans, Read-Initial, Read-Burst</td>
<td>All AXI4/ACE variants. Any operation involving the read channels AR and R.</td>
</tr>
<tr>
<td>Coherency, ACE-Lite+ Trans</td>
<td>ACE, latency of an entire transaction involving AC, CR, and CD.</td>
</tr>
</tbody>
</table>

Table 6-4 Address Stream Profiling Operation Types
6.4 Monitor Probe

This probe enables monitoring of an AXI4 connection for each cycle. To enable this probe, right-click on a connection and select “Insert/Remove Monitor”.

The default view shows the basic information for each of the 5 AXI channels. Use the “>>” button on the top left to expand the monitor window to show transaction details.

Use the pulldown menu at the top left of the Monitor dialog to view the three available sets of data: Active Channels (Figure 6-4), Open transactions (Figure 6-5), and Closed transactions (Figure 6-6).

![Figure 6-4 Monitor dialog, Active Channels view](image)

![Figure 6-5 Monitor dialog, Open Transactions view](image)

![Figure 6-6 Monitor dialog, Closed Transactions view](image)
6.4.1 Dumping monitor contents

To dump the monitor contents to a file:

1. In the Monitor dialog, with Channels selected in the pulldown menu, click the “Start Logging” button (circled in Figure 6-7).

2. Click the “…” button to specify the output file.
7 AXI4 Port Interfaces

AXI4 port classes are CASI implementations of the ARM AMBA4 AXI protocol, including ACE. The interfaces for AXI4 transactions are described in this chapter.

7.1 Port Classes

The port class header files are located under the $MAXSIM_PROTOCOLS/AXI4/include directory. These header files are needed for building SoC Designer components with AXI4 ports. All interface classes are under C++ namespace casiaxi4.

7.2 Channel Ports

AMBA4 AXI (ACE) uses up to eight independent channels that build up the overall transaction interface. Although the master initiates transactions, not all five channels are initiated from the master. Address (AR, AW) and write data (W) have the master-to-slave direction, whereas the read data (R) and the write response (B) are initiated from the slave. For this reason, CASI AXI4 utilizes the concept of sub-ports to represent each of the AXI channels.

![Figure 7-1 AXI Channels using Sub-ports](image)

Using these channel ports encapsulated in the parent AXI4 master and slave ports, the model developer is able to control the communication at the AXI channel level.

**Note:** The channel ports are internal to the AXI4 port. They are not visible in SoC Designer Canvas or in the Simulator. The connections for the channel ports are established based on the connection of the parent AXI4 ports.
Figure 7-2 depicts where the internal ports reside for the master port (Figure 7-2, left) and slave port (Figure 7-2, right).

Figure 7-2 Master and Slave Ports showing Internal Channel Ports

### 7.3 Master Interface

#### 7.3.1 AXI4_Master_Port

The AXI4_Master_Port class implements the parent port that encapsulates the eight AXI channel ports underneath, and provides the necessary APIs to the port owner for controlling the channel communication. AXI ports implementing the AXI master interface must derive off this class. It also defines methods used for setting AMBA4 AXI specific signals.

The location of this file is: $MAXSIM_PROTOCOLS/AXI4/include/AXI4_Master_Port.h.
7.3.2 AXI Sender and Receiver Ports for AXI Master Interface

AXI4_Master_Port instantiates the eight AXI channel ports. Channel ports are categorized as sender ports and receiver ports. For the AXI master interface, the sender ports (initiating channel) are the AR, AW, W, CR, and CD channels. The B, R, and AC channels are categorized as receiver ports.

AXI4_Master_Port serves as the interface for accessing each of the channels: it is not necessary or recommended for the owner to access the channels directly. AXI4_Master_Port provides the methods for setting and retrieving channel signal values. Signals are transferred over the channels via CASI driveTransaction/notifyEvent calls. The relationship between the AXI master port and the channel ports is depicted in the figure below. setX methods (X refers to the channel) are used for setting the channel signals, which occurs when driveTransaction is called for that channel.

![AXI Master Port and its Channel Ports](image_url)

Figure 7-3 AXI Master Port and its Channel Ports
**Note:** AXI4_Master_Port implements CASI connect and disconnect methods, which handle the interconnection of all internal channel ports.

### 7.3.3 Methods for Setting Channel Signal Values

The following methods are provided for setting individual signals on the sender ports.

```c
void setAW(bool valid, uint16_t id, uint64_t addr, uint8_t len, uint8_t size, uint8_t burst, bool lock, uint8_t cache, uint8_t prot, uint32_t user=0, uint8_t qos=0, uint8_t region=0);
void setAR(bool valid, uint16_t id, uint64_t addr, uint8_t len, uint8_t size, uint8_t burst, bool lock, uint8_t cache, uint8_t prot, uint32_t user=0, uint8_t qos=0, uint8_t region=0);
void setACReady(bool ready);
void setCR(bool valid, uint32_t resp);
void setCD(bool valid, bool last);
void setCDData(uint32_t data, uint8_t idx);
```

Call these methods only during the SoC Designer Update phase. The new values are buffered until the next Communicate phase, when they are sent out via driveTransaction() calls. The only time these methods can be called in the Communicate phase is when they are inside a driveTransactionCB_X call and signals need to be forwarded onto a different channel sender port. In this case, the channel sender port that receives the forwarded data requires that its driveTransaction() method also be called inside the driveTransactionCB_X.

For the receiver ports, the following methods are provided for responding with the AXI ready signal.

```c
void setRReady(bool ready);
void setBReady(bool ready);
void setACReady(bool ready);
```

Normally, you call these methods during the Update phase. However, if you need to model combinatorial ready-on-valid behavior, call the above methods from the driveTransactionCB_X callback function. See Section 7.3.6 for information on handling combinatorial ready-on-valid channel handshake behavior.

The clear() method is useful for resetting the signal values. As with other methods for setting new values on the channel signals, this method must be called during the Update phase.

### 7.3.4 sendDrive

Call sendDrive() from the component’s communicate method. This transfers the signal values across the channels via CASI driveTransaction method on each channel sender port.

### 7.3.5 Initialization and Reset

```c
void init(uint32_t addrWidth, uint32_t dataWidth, uint32_t userWidth);
```

Call init() to initialize the port with the correct address and data bit-widths. The valid ranges are as follows:

- address bit-width – from 32 to 63
- data bit-width – between 8 and 1024 (powers of 2)
- user bit-width – 1 to 64 bits

This method should be called from the component’s init().
void reset();

To properly reset the channel port, you must call reset(). This should be called from the component’s reset() routine.

7.3.6 Changing the protocol variant for AXI4_Master_Port

For an example of how to change the protocol variant used for the AXI4_Master_Port, refer to the example code in the AXI_Master::init() method defined in $MAXSIM_HOME/Protocols/AXI4/src/AXI4_Master/AXI4_Master.cpp. This example shows how to adjust the Protocol ID and Name based on the current value of the Protocol ID parameter.

7.3.7 Supporting Combinatorial Ready-On-Valid

AXI4_Master_Port provides the following interface for supporting combinatorial ready-on-valid behavior:

virtual void driveTransactionCB_R() {};
virtual void driveTransactionCB_B() {};
virtual void driveTransactionCB_AC() {};

It is not mandatory for the port owner to implement the above methods; however, they must be implemented if the master component needs to model combinatorial ready-on-valid behavior. The above methods are called during the Communicate phase when the slave’s R, B and/or AC channel is initiated. Setting the AXI ready signal high in these methods means that the ready signal goes high combinatorially, based on the valid signal in the same cycle.

7.3.8 Master Port Supporting Full System Coherent Memory Views

To support full system coherent memory views, use the port class called AXI4_Master_Backtrace_Port, which drives directly from AXI4_Master_Port. This port class has the following additional function compared to its parent port:

eslapi::CASIStatus debugTransactionBackTrace(eslapi::CASITransactionInfo *info);

This function resides Protocols/AXI4/ports/include/AXI4_Master_Backtrace_Port.h. Refer to the SoC Designer User Guide for more information about full system coherent memory views, and to the MxScript Reference Manual for details about how CADIMemWrite and CADIMemRead support full system coherent memory views.

7.4 Slave Interface

7.4.1 AXI4_Slave_Port

The AXI4_Slave_Port class, similar to AXI4_Master_Port, implements the parent transaction slave port that encapsulates the eight AXI channel ports underneath, and provides the necessary APIs to the port owner for controlling the channel communication. AXI ports implementing the AXI slave interface must derive off this class.

The location of this file is: $MAXSIM_PROTOCOLS/AXI4/include/AXI4_Slave_Port.h.
7.4.2 AXI Sender and Receiver Ports for AXI Slave Interface

AXI4_Slave_Port instantiates the five AXI channel ports. Channel directions are opposite to those used in AXI4_Master_Port: AR, AW, and W channels serve as receiver ports, and B and R channels serve as sender ports. Methods are provided for accessing the channel data.

```c
void setAWReady(bool ready);
void setARReady(bool ready);
void setWReady(bool ready);
void setR(bool valid, uint32_t id, uint8_t resp, bool last, uint32_t user=0);
void setRdata(uint32_t data, uint8_t idx = 0);
void setB(bool valid, uint32_t id, uint8_t resp, uint32_t user=0);
void setAC(bool value, uint32_t addr, uint32_t nempty, uint32_t prot);
void setCRReady(bool ready);
void setCD(bool valid, bool last);
```

Figure 7-4 AXI Slave Port and its Channel Ports
7.4.3 Methods for Setting Channel Signal Values

The following methods are provided for setting individual signals on the sender ports.

```c
void setR (bool valid, uint16_t id, uint8_t resp, bool last, uint32_t user=0);
void setRData(uint32_t data, uint8_t idx = 0);
void setB (bool valid, uint16_t id, uint8_t resp, uint32_t user=0);
void setAC(bool valid, uint64_t addr, uint32_t snoop, uint32_t prot);
```

Call these methods only during the SoC Designer update phase. The new values are buffered until the next Communicate phase, when they are sent out via `driveTransaction()` calls.

The `clear()` method is useful for resetting the signal values. As with other methods for setting new values on the channel signals, this method must be called during the Update phase.

For the receiver ports, the following methods are provided for responding with the AXI ready signal.

```c
void setARReady(bool ready);
void setAWReady(bool ready);
void setWReady(bool ready);
void setCRReady(bool ready);
void setCDBReady(bool ready);
```

These methods are the same as the AXI4_Master_Port’s `setXReady` methods in terms of their usage.

Additional callbacks are added in AXI4_Slave_Port for ACE:

```c
virtual void driveTransactionCB_CR() {}
virtual void driveTransactionCB_CD() {}
virtual void driveSignalCB_RACK() {}
virtual void driveSignalCB_WACK() {}
```

The callbacks for the CR/CD channels can be used to handle combinatorial ready-on-valid behavior (same as the AW/AR/W callbacks defined in AXI4_Slave_Port). For detecting changes on RACK/WACK, `driveSignalCB_*` callbacks are provided.

7.4.4 sendDrive

Call `sendDrive()` only from the component’s `communicate` method. This transfers the signal values across the channels via CASI `driveTransaction` method for each sender channel port.

7.4.5 Initialization and Reset

```c
void init(uint32_t addrWidth, uint32_t dataWidth, uint32_t userWidth);
```

Call `init()` to initialize the port with the correct address and data bit-widths. The valid ranges are as follows:
- address bit-width – from 32 to 63
- data bit-width – between 8 and 1024 (powers of 2)
- user bit-width – 1 to 64 bits

This method should be called from the component’s `init()` routine.

```c
void reset();
```
To properly reset the channel ports, you must call `reset()`. This should be called from the component’s `reset()` routine.

### 7.4.6 Changing the protocol variant for AXI4_Slave_Port

For an example of how to change the protocol variant used for the AXI4_Slave_Port, refer to the example code in the `AXI_Slave::init()` method defined in `$MAXSIM_HOME/Protocols/AXI4/src/AXI4_Slave/AXI4_Slave.cpp`. This example shows how to adjust the Protocol ID and Name based on the current value of the Protocol ID parameter.

### 7.4.7 Slave Port Supporting Full System Coherent Memory Views

To support full system coherent memory views, use the port class `AXI4_Slave_Backtrace_Port`, which derives directly from `AXI4_Slave_Port`. This port class has the following additional function compared to its parent port:

```cpp
eslapi::CASIStatus debugTransactionBackTrace(eslapi::CASITransactionInfo *info);
```

This function resides in `Protocols/AXI4/ports/include/AXI4_Slave_Backtrace_Port.h`.

Refer to the *SoC Designer User Guide* for more information about full system coherent memory views, and to the *MxScript Reference Manual* for details about how CADIMemWrite and CADIMemRead support full system coherent memory views.

### 7.4.8 Slave Port Supporting Fast Debug Access

*Fast debug access* is a form of debug access which ignores the BUS width. This is mainly used for loading larger application images into CPUs.

To support fast debug access, the AXI4 slave interface provides a `fast_debug_access_if` interface and introduces a new port class called `AXI4_Slave_Port_fda`. This derives directly from `AXI4_Slave_Port`.

The following class implements the fast debug access function:

```cpp
eslapi::CASIStatus debugTransaction(eslapi::CASIDebugTransactionInfo* info);
```

### 7.4.9 Slave Port Supporting Full System Coherent Memory Views Plus Fast Debug Access

The AXI4 slave interface provides a port class that supports both coherent memory views (described in the previous section) and fast debug access: `AXI4_Slave_Backtrace_Port_fda`, which derives from `AXI4_Slave_Port_fda`. 
7.5 Note on Using Large AXI ID Widths

AXI4 master and slave channel access methods have a limit of 16 bits for accessing the AXI ID field. If your design is using wider ID widths, you can overload the AXI4 set methods as shown in the following code sample:

class MyLargeIDWidthMasterPort : public AXI4_Master_Port {
public:
  // overloaded setAW method
  void setAW(bool valid, uint64_t id, uint64_t addr, uint8_t len, uint8_t size, uint8_t burst, bool lock, uint8_t cache, uint8_t prot, uint32_t user=0) {
    AXI4_Master_Port::setAW(valid, id, addr, len, size, burst, lock, cache, prot, user);
    setSig(AW_ID, id);
  }
};

In the code sample above, AXI4_Master_Port::setAW() is used to set the values for fields other than the ID. Then, a setSig() is called for setting the ID value, which can be larger than 16 bits. An example for overloading the setAW method is shown here; you can take a similar approach for overloading the set method for other channels.

7.6 Examples

Pseudo-code examples are presented in this chapter for AXI master and slave using AXI4 ports.

7.6.1 AXI Master Port

Derive the port from AXI4_Master_Port class, and inherit driveTransactionCB_X methods for supporting ready-on-valid behavior, as shown in the following example:

#ifndef MYAXIMASTERPORT_H
#define MYAXIMASTERPORT_H

#include "AXI4_Master_Port.h"
#include "AXI4_Receiver_Port.h"

class AXI_Master;

class MyAxiMasterPort : public casiaxi4::AXI4_Master_Port {
public:
  MyAxiMasterPort(CASIModule* owner, std::string name);

  virtual void driveTransactionCB_R();
  virtual void driveTransactionCB_B();
  virtual void driveTransactionCB_AC();

private:
  AXI_Master* master;
};
#endif

Note: driveTransactionCB_X need only be defined if the master port needs to model ready-on-valid behavior.
7.6.2 AXI Master Component

The requirements for driving output and signal values are as follows:

- Drive output values on the channel ports only during the Communicate phase
- Set signal values only during the Update phase

The following example shows the sequence of events for an AXI master’s communicate and update methods.

```c
void AXI_Master::communicate()
{
    // send out the channel signals from previous update
    AXI_TMaster->sendDrive();
}

void AXI_Master::update()
{
    AXI_TMaster->clear();
    // handle active channel requests and responses
    if (AXI_TMaster->getSig(R_VALID) && AXI_TMaster->getSig(R_READY))
    {
        // process RDATA
        My_RDATA = AXI_TMaster->getRData(i);
        ...
    }
    if (AXI_TMaster->getSig(B_VALID) && AXI_TMaster->getSig(B_READY))
    {
        // done with a write transaction
    }
    if (AXI_TMaster->getSig(AR_VALID) && AXI_TMaster->getSig(AR_READY))
    {
        ...
    }
    ...
    // new channel requests
    AXI_TMaster->setAR(...);
    AXI_TMaster->setAW(...);
}
```

7.6.3 AXI Master Backtrace Port

Derive the port from AXI4_Master_Backtrace_Port class, and inherit debugTransactionBackTrace methods for supporting reverse debug transaction from slave port as shown in the following example:

```c
#ifndef _axi4_TM_H_
#define _axi4_TM_H_

#include "maxsimCompatibility.h"
#include "AXI4_Master_Backtrace_Port.h"
#include "xactors/arm/include/carbon_arm_adaptor.h"

typedef CarbonDebugTransactionFunction CarbonBackwardDebugTransactionFunction;
class AXI4_S2T;
class axi4_TM : public casiaxi4::AXI4_Master_Backtrace_Port
{
```

ARM DUI 0955B Copyright© 2016 ARM Limited. All Rights Reserved
Non-Confidential
private:
    AXI4_S2T* owner;
    CASIModule* owner_module;
public:
    axi4_TM(CASIModule* owner, AXI4_S2T* xtor, std::string name,
    CarbonBackwardDebugTransactionFunction* backDebugFunc=NULL);
    virtual ~axi4_TM() {};
virtual eslapi::CASISTatus debugTransactionBackTrace(eslapi::CASITransactionInfo *info);
private:
    CarbonBackwardDebugTransactionFunction* backDebugCallback;
};
#endif

7.6.4 AXI Slave Port

Derive the port from the AXI4_Slave_Port class, and inherit driveTransactionCB_X methods for supporting ready-on-valid behavior, as shown in the following example:

```c++
#ifndef MYAXISLAVEPORT_H
#define MYAXISLAVEPORT_H
#include "AXI4_Slave_Port.h"
#include "AXI4_Receiver_Port.h"

class AXI_Slave;

class MyAxiSlavePort : public casiaxi4::AXI4_Slave_Port {
public:
    MyAxiSlavePort(CASIModule* owner, std::string name);
    virtual void driveTransactionCB_AR();
    virtual void driveTransactionCB_AW();
    virtual void driveTransactionCB_W();
    virtual void driveTransactionCB_CR();
    virtual void driveTransactionCB_CD();
    virtual void driveSignalCB_RACK();
    virtual void driveSignalCB_WACK();

private:
    AXI_Slave* slave;
};
#endif
```

The following example illustrates sample driveTransactionCB_X method implementations:

```c++
void MyAxiSlavePort::driveTransactionCB_AR()
{
    if (getSig(AR_VALID))
    {
        this->setARReady(1);
    }
}
void MyAxiSlavePort::driveTransactionCB_AW()
{
if (getSig(AW_VALID))
{ 
this->setAWReady(1);
}

void MyAxiSlavePort::driveTransactionCB_W()
{
if (getSig(W_VALID))
{ 
this->setWReady(1);
}
}

void MyAxiSlavePort::driveTransactionCB_CR()
{
if (getSig(CR_VALID))
this->setCRReady(1);
}

void MyAxiSlavePort::driveTransactionCB_CD()
{
if (getSig(CD_VALID))
this->setCDReady(1);
}

void MyAxiSlavePort::driveSignalCB_RACK()
{
owner->forwardRACK(getSig(RACK));
}

void MyAxiSlavePort::driveSignalCB_WACK()
{
owner->forwardWACK(getSig(WACK));
}

7.6.5 AXI Slave Component
Modeling requirements for an AXI slave component are the same as those for an AXI master component: channel communication, or driving out-of-channel signal values during the Communicate phase, and sequential logic and setting of new signal values during the Update phase.

void AXI_Slave::communicate()
{
    AXI_TSlave->sendDrive();
}

void AXI_Slave::update()
{
    // clear signals
    AXI_TSlave->setR(false, 0, 0, 0);
    AXI_TSlave->setB(false, 0, 0);
    AXI_TSlave->setAWReady(false);
    AXI_TSlave->setARReady(false);
    AXI_TSlave->setWReady(false);

    // handle active channel requests
    if (AXI_TSlave->getSig(AR_VALID) && AXI_TSlave->getSig(AR_READY))
    {
        ...
    }

    // handle new channel requests
7.6.6 AXI4 Slave Backtrace Port

Derive the port from the AXI4_Slave_Backtrace_Port class, and inherit the debugTransactionBackTrace methods for supporting reverse debug transaction from the slave port as shown in the following example:

```cpp
#ifndef __AXI4_T2S_TS_H__
#define __AXI4_T2S_TS_H__
#include "AXI4_Slave_Backtrace_Port.h"
#include "AXI4_Receiver_Port.h"
#include <string>
#include <vector>
class AXI4_T2S;
class AXI4_T2S_TS : public casiaxi4::AXI4_Slave_Backtrace_Port
{
public:
    AXI4_T2S_TS(CASIModule* _owner, AXI4_T2S* xtor, std::string name);
    virtual ~AXI4_T2S_TS() {}
    AXI4_T2S* owner;
    virtual eslapi::CASIStatus debugTransaction(eslapi::CASITransactionInfo *info);
};
#endif
```

7.6.7 AXI4 Slave Backtrace Port with Fast Debug Access

This port supports both backtrace () and fast debug access. To support reverse debug transactions, drive the port from the AXI4_Slave_Backtrace_Port_fda class and inherit debugTransactionBackTrace(). To support fast debug access, implement debugTransaction().

For example:

```cpp
#ifndef __AXI4_T2S_TS_H__
#define __AXI4_T2S_TS_H__
#include "AXI4_Slave_Backtrace_Port.h"
#include "AXI4_Receiver_Port.h"

#include <string>
#include <vector>
class AXI4_T2S_TS : public casiaxi4::AXI4_Slave_Backtrace_Port_fda
{
public:
    AXI4_T2S_TS(CASIModule* _owner, AXI4_T2S* xtor, std::string name);
    virtual ~AXI4_T2S_TS() {}
    AXI4_T2S* owner;
};
```
virtual eslapi::CASIStatus debugTransaction(eslapi::CASIDebugTransactionInfo *info);
}

#ifdef
8 Component Wizard

The SoC Designer component wizard supports generation of AXI4 master and slave ports.

Note: Refer to the SoC Designer User Guide for general information regarding the Component Wizard.

8.1 Generating AXI4 Ports

To generate a model with AXI4 ports:

1. Launch the component wizard from SoC Designer Canvas and proceed to the port definition step.
2. Click New to create a new port, and select the desired AXI port type from the port type drop-down list, as shown in Figure 8-1:

![Figure 8-1 AXI Port Selection](image)

This generates a .cpp file and a .h file for each AXI port that was selected.