ARM7TDMI (Rev 3) Core Processor

Product Overview
ARM7TDMI (Rev 3) Core Processor

Product Overview

Copyright © 2000, 2001. All rights reserved.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.
1 Applications and benefits

Applications

- personal digital assistants
- cell phones
- pagers
- automotive
- modems
- personal audio products.

Benefits

- designed specifically for ASIC and ASSP integration
- supports the Thumb® instruction set to enable 32-bit performance at 16-bit, or even 8-bit cost and increased code density
- high performance allows system designers to integrate more functionality into both price and power sensitive applications
- very low power consumption
- wide range of development tools from ARM and third party suppliers.

Performance

- 0.9MIPS/MHz
- Typical power consumption:
  - at 0.25µm; <0.80mW/MHz
  - at 0.18µm; <0.25mW/MHz
- Typical size:
  - at 0.25µm; 1.00mm²
  - at 0.18µm; 0.53mm²
2 The ARM7 family

The ARM7 family includes the ARM7TDMI, ARM7TDMI-S, ARM720T, and ARM7EJ-S processors.

The ARM7TDMI core is the industry’s most widely used 32-bit embedded RISC microprocessor solution. Optimized for cost and power-sensitive applications, the ARM7TDMI solution provides the low power consumption, small size, and high performance needed in portable, embedded applications.

The ARM7TDMI-S core is the synthesizable version of the ARM7TDMI core, available in both Verilog and VHDL, ready for compilation into processes supported by in-house or commercially available synthesis libraries. Optimized for flexibility and featuring an identical feature set to the hard macrocell, it improves time-to-market by reducing development time while allowing for increased design flexibility, and enabling >98% fault coverage.

The ARM720T hard macrocell contains the ARM7TDMI core, 8kb unified cache, and a Memory Management Unit (MMU) that allows the use of protected execution spaces and virtual memory. This macrocell is compatible with leading operating systems including Windows CE, Linux, Palm OS, and Symbian OS.

The ARM7EJ-S processor is a synthesizable core that provides all the benefits of the ARM7TDMI – low power consumption, small size, and the Thumb instruction set – while also incorporating ARM’s latest DSP extensions and Jazelle technology, enabling acceleration of Java-based applications.

2.1 Compatible with the ARM9™, ARM9E™, and ARM10™ families, and StrongARM® architecture

Software written for the ARM7TDMI processor is 100% binary-compatible with other members of the ARM7 family and forwards-compatible with the ARM9, ARM9E, and ARM10 families, as well as products in Intel’s StrongARM and XScale architectures. This gives designers a choice of software-compatible processors with strong price-performance points. Support for the ARM architecture today includes:

- operating systems such as Windows CE, Linux, Palm OS, and the Symbian OS
- more than 40 real-time operating systems, including QNX, Wind River’s VxWorks, and Mentor Graphics’ VRTX
- cosimulation tools from leading EDA vendors
- a variety of software development tools.
Figure 1 ARM7TDMI core diagram
3 ARM7TDMI

The ARM7TDMI core is based on the von neumann architecture with a 32-bit data bus that carries both instructions and data. Load, store, and swap instructions can access data from memory. Data can be 8-bit, 16-bit, and 32-bit.

3.1 Instruction pipeline

The ARM7TDMI core uses a three-stage pipeline to increase the flow of instructions to the processor. This allows multiple simultaneous operations to take place and continuous operation of the processing and memory systems.

The instructions are executed in three stages:
- fetch
- decode
- execute.

3.2 Memory interface

The ARM7TDMI memory interface is designed to allow optimum performance potential and minimize memory usage. Speed critical control signals are pipelined to allow system control functions to exploit the fast-burst access modes supported by many memory technologies.

The ARM7TDMI has four basic types of memory cycle:
- internal
- nonsequential
- sequential
- coprocessor register transfer.

There is also the option to use either a single bidirectional data bus or two separate unidirectional data input and output buses.

3.3 Memory formats

The ARM7TDMI can be configured to treat stored words in either big-endian or little-endian format.

3.4 Performance, code density and operating states

The ARM7TDMI core supports two operating states and instruction sets:
- ARM state for 32-bit, word-aligned instructions
- thumb state for 16-bit, halfword-aligned instructions.

The ARM instruction set allows a program to achieve maximum performance with the minimum number of instructions. The simpler thumb instruction set offers much increased code density reducing memory requirement. Code can switch between the ARM and thumb instruction sets on any procedure call.

The majority of ARM7TDMI instructions are executed in a single cycle. These are shown in Table 1 on page 8.
3.5 Operating modes

The ARM7TDMI core has seven modes of operation:

- User mode is the usual program execution state
- Fast Interrupt (FIQ) mode supports data transfer or channel processes to allow very fast interrupt processing and to preserve values across interrupt calls
- Interrupt (IRQ) mode is used for general purpose interrupt handling
- Supervisor mode is a protected mode for the operating system
- Abort mode is entered after a data or instruction prefetch abort
- System mode is a privileged user mode for the operating system
- Undefined mode is entered when an undefined instruction is executed.

3.6 Coprocessors

Up to 16 coprocessors can be connected to an ARM7TDMI system.

3.7 Debug features

The ARM7TDMI processor core incorporates hardware extensions for advanced debugging features to simplify the development of application software, operating systems, and hardware. The debug extensions allow the core to be forced into debug state.

The internal state of the ARM7TDMI core can be examined using a jtag interface to allow the insertion of instructions into the core pipeline and avoid using the external data bus.

A typical debug system comprises:

- a debug host (a computer running a toolkit from ARM or third party)
- a protocol converter to serve as the communications point between the high-level commands issued by the debug host and the low-level commands of the jtag interface
- the target core, ARM7TDMI.

The ARM7TDMI core includes an internal functional unit known as the embeddedice logic. The embeddedice logic is configured to monitor ARM7TDMI core activity for specific instruction fetches and data accesses. Execution halts when the values pre-programmed match the current values causing a breakpoint or watchpoint, respectively. Configuration is done through a dedicated scan chain via the JTAG interface.

The ARM7TDMI can also be connected to an Embedded Trace Macrocell (ETM). The etm provides comprehensive debug and trace facilities by allowing information on the processor’s state to be captured before and after a specific event, whilst the core runs at full speed. A dedicated, configurable trace port and fifo allow the compressed trace data to be read out by an external trace port analyser without affecting the processor.

3.8 Instruction speed summary

Due to the pipelined architecture of the CPU, instructions overlap considerably. In a typical cycle, one instruction can be using the data path while the next is being decoded and the one after that is being fetched. For this reason Table 1 on page 8 presents the incremental number of
cycles required by an instruction, rather than the total number of cycles for which the instruction uses part of the processor. Elapsed time, in cycles, for a routine can be calculated from the figures listed in Table 1.

These figures assume that the instruction is actually executed. Unexecuted instructions take one sequential cycle. In Table 1:

- \( n \) is the number of words transferred
- \( m \) is 1 if bits \([32:8]\) of the multiplier operand are all zero or all one
- \( m \) is 2 if bits \([32:16]\) of the multiplier operand are all zero or all one
- \( m \) is 3 if bits \([31:24]\) of the multiplier operand are all zero or all one
- \( b \) is the number of cycles spent in the coprocessor busy-wait loop
- \( n \) is a nonsequential memory cycles is a sequential memory cycle
- \( i \) is an internal memory cycle
- \( c \) is a coprocessor register transfer memory cycle.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Cycle count</th>
<th>Additional</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Processing</td>
<td>1S</td>
<td>+ 1I for SHIFT(Rs)</td>
</tr>
<tr>
<td></td>
<td>+ 1S + 1N if R15 written</td>
<td></td>
</tr>
<tr>
<td>MSR, MRS</td>
<td>1S</td>
<td>-</td>
</tr>
<tr>
<td>LDR</td>
<td>1S+1N+1I</td>
<td>+ 1S + 1N if R15 loaded</td>
</tr>
<tr>
<td>STR</td>
<td>2N</td>
<td>-</td>
</tr>
<tr>
<td>LDM</td>
<td>nS+1N+1I</td>
<td>+ 1S + 1N if R15 loaded</td>
</tr>
<tr>
<td>STM</td>
<td>(n-1)S+2N</td>
<td>-</td>
</tr>
<tr>
<td>SWP</td>
<td>1S+2N+1I</td>
<td>-</td>
</tr>
<tr>
<td>B,BL</td>
<td>2S+1N</td>
<td>-</td>
</tr>
<tr>
<td>SWI</td>
<td>2S+1N</td>
<td>-</td>
</tr>
<tr>
<td>MUL,MLA</td>
<td>1S+mI</td>
<td>-</td>
</tr>
<tr>
<td>MUL</td>
<td>1S+mI</td>
<td>-</td>
</tr>
<tr>
<td>MLA</td>
<td>1S+(m+1)I</td>
<td>-</td>
</tr>
<tr>
<td>MULL</td>
<td>1S+(m+1)I</td>
<td>-</td>
</tr>
<tr>
<td>MLAL</td>
<td>1S+(m+2)I</td>
<td>-</td>
</tr>
<tr>
<td>CDP</td>
<td>1S+bI</td>
<td>-</td>
</tr>
<tr>
<td>LDC,STC</td>
<td>(n-1)S+2N+bI</td>
<td>-</td>
</tr>
<tr>
<td>MCR</td>
<td>1N+bI+1C</td>
<td>-</td>
</tr>
<tr>
<td>MRC</td>
<td>1S+(b+1)I+1C</td>
<td>-</td>
</tr>
</tbody>
</table>

3.9 signals

Table 2 on page 9 lists and describes all of the signals used for the ARM7TDMI.
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[31:0] Address bus</td>
<td>Output</td>
<td>This is the 32-bit address bus. ALE, ABE and APE are used to control when the address bus is valid.</td>
</tr>
<tr>
<td>ABE Address bus enable</td>
<td>Input</td>
<td>The address bus drivers are disabled when this is LOW, putting the address bus into a high impedance state. This also controls the LOCK, MAS[1:0], nRW, nOPC, and nTRANS signals in the same way. ABE must be tied HIGH if there is no system requirement to disable the address drivers.</td>
</tr>
<tr>
<td>ABORT Memory abort</td>
<td>Input</td>
<td>The memory system uses this signal to tell the processor that a requested access is not allowed.</td>
</tr>
<tr>
<td>ALE Address latch enable</td>
<td>Input</td>
<td>This signal is provided for backwards compatibility with older ARM processors; for new designs, if address re-timing is required, ARM recommends the use of APE, and for ALE to be connected HIGH. The address bus, LOCK, MAS[1:0], nRW, nOPC, and nTRANS signals are latched when this is held LOW. This allows these address signals to be held valid for the complete duration of a memory access cycle. For example, when interfacing to ROM, the address must be valid until after the data has been read.</td>
</tr>
<tr>
<td>APE Address timing pipeline enable</td>
<td>Input</td>
<td>Selects whether the address bus, LOCK, MAS[1:0], nRW, nTRANS, and nOPC signals operate in pipelined (APE is HIGH) or de-pipelined mode (APE is LOW). Pipelined mode is particularly useful for DRAM systems, where it is desirable to provide the address to the memory as early as possible, to allow longer periods for address decoding and the generation of DRAM control signals. In this mode, the address bus does not remain valid to the end of the memory cycle. De-pipelined mode can be useful for SRAM and ROM access. Here the address bus, LOCK, MAS[1:0], nRW, nTRANS, and nOPC signals must be kept stable throughout the complete memory cycle. However, this does not provide optimum performance.</td>
</tr>
<tr>
<td>BIGEND Big-endian configuration</td>
<td>Input</td>
<td>Selects how the processor treats bytes in memory: HIGH for big-endian format; LOW for little-endian.</td>
</tr>
<tr>
<td>BL[3:0] Byte latch control</td>
<td>Input</td>
<td>The values on the data bus is latched on the falling edge of MCLK when these signals are HIGH. For most designs these signals should be tied HIGH.</td>
</tr>
<tr>
<td>BREAKPT Breakpoint</td>
<td>Input</td>
<td>A conditional request for the processor to enter debug state is made by placing this signal HIGH. If the memory access at that time is an instruction fetch, the processor enters debug state only if the instruction reaches the execution stage of the pipeline. If the memory access is for data, the processor enters debug state after the current instruction completes execution. This allows extension of the internal breakpoints provided by the EmbeddedICE logic.</td>
</tr>
<tr>
<td>BUSDIS Bus disable</td>
<td>Output</td>
<td>When INTEST is selected on scan chain 0, 4, or 8 this is HIGH. It can be used to disable external logic driving onto the bidirectional data bus during scan testing. This signal changes after the falling edge of TCK.</td>
</tr>
<tr>
<td>BUSEN Data bus configuration</td>
<td>Input</td>
<td>A static configuration signal that selects whether the bidirectional data bus (D[31:0]) or the unidirectional data busses (DIN[31:0] and DOUT[31:0]) are used for transfer of data between the processor and memory. When BUSEN is LOW, D[31:0] is used; DOUT[31:0] is driven to a value of zero, and DIN[31:0] is ignored, and should be tied LOW. When BUSEN is HIGH, DIN[31:0] and DOUT[31:0] are used; D[31:0] is ignored and must be left unconnected.</td>
</tr>
<tr>
<td>COMMRX Communications channel receive</td>
<td>Output</td>
<td>When the communications channel receive buffer is full this is HIGH. This signal changes after the rising edge of MCLK.</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>--------------------</td>
<td>---------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>COMMTX</td>
<td>Output</td>
<td>When the communications channel transmit buffer is empty this is HIGH. This signal changes after the rising edge of MCLK.</td>
</tr>
<tr>
<td>CPA</td>
<td>Input</td>
<td>Placed LOW by the coprocessor if it is capable of performing the operation requested by the processor.</td>
</tr>
<tr>
<td>CPB</td>
<td>Input</td>
<td>Placed LOW by the coprocessor when it is ready to start the operation requested by the processor. It is sampled by the processor when MCLK goes HIGH in each cycle in which nCPI is LOW.</td>
</tr>
<tr>
<td>D[31:0]</td>
<td>Input/Output</td>
<td>Used for data transfers between the processor and external memory. During read cycles input data must be valid on the falling edge of MCLK. During write cycles output data remains valid until after the falling edge of MCLK. This bus is always driven except during read cycles, irrespective of the value of BUSEN. Consequently it must be left unconnected if using the unidirectional data busses.</td>
</tr>
<tr>
<td>DBE</td>
<td>Input</td>
<td>Must be HIGH for data to appear on either the bi-directional or unidirectional data output bus. When LOW the bi-directional data bus is placed into a high impedance state and data output is prevented on the unidirectional data output bus. It can be used for test purposes or in shared bus systems.</td>
</tr>
<tr>
<td>DBGACK</td>
<td>Output</td>
<td>When the processor is in a debug state this is HIGH.</td>
</tr>
<tr>
<td>DBGEN</td>
<td>Input</td>
<td>A static configuration signal that disables the debug features of the processor when held LOW. This signal must be HIGH to allow the EmbeddedICE logic to function.</td>
</tr>
<tr>
<td>DBGRQ</td>
<td>Input</td>
<td>A request for the processor to enter debug state after executing the current instruction is made by placing this signal HIGH.</td>
</tr>
<tr>
<td>DBGRQI</td>
<td>Output</td>
<td>This is the logical OR of DBGRQ and bit 1 of the debug control register.</td>
</tr>
<tr>
<td>DIN[31:0]</td>
<td>Input</td>
<td>Unidirectional bus used to transfer instructions and data from the memory to the processor. This bus is only used when BUSEN is HIGH; if unused then it should be tied LOW. This bus is sampled during read cycles on the falling edge of MCLK.</td>
</tr>
<tr>
<td>DOUT[31:0]</td>
<td>Output</td>
<td>Unidirectional bus used to transfer data from the processor to the memory system. This bus is only used when BUSEN is HIGH; otherwise it is driven to a value of zero. During write cycles the output data becomes valid while MCLK is LOW, and remains valid until after the falling edge of MCLK.</td>
</tr>
<tr>
<td>DRIVEBS</td>
<td>Output</td>
<td>Controls the multiplexors in the scan cells of an external boundary scan chain. This must be left unconnected, if an external boundary scan chain is not connected.</td>
</tr>
<tr>
<td>ECAPCLK</td>
<td>Output</td>
<td>Only used on the ARM7TDMI test chip, and must otherwise be left unconnected.</td>
</tr>
<tr>
<td>ECAPCLKB</td>
<td>Output</td>
<td>Used to capture the device inputs of an external boundary scan chain during EXTEST. When scan chain 3 is selected, the current instruction is EXTEST and the TAP controller state machine is in the CAPTURE-DR state, then this signal is a pulse equal in width to TCK2. This must be left unconnected, if an external boundary scan chain is not connected.</td>
</tr>
</tbody>
</table>
In normal operation, this is simply **MCLK**, optionally stretched with nW AIT, exported from the core. When the core is being debugged, this is **DCLK**, which is generated internally from **TCK**.

This is connected to the EmbeddedICE logic and allows breakpoints and watchpoints to be dependent on an external condition.

This is connected to the EmbeddedICE logic and allows breakpoints and watchpoints to be dependent on an external condition.

When the **HIGHZ** instruction has been loaded into the TAP controller this signal is HIGH.

This is used to capture the device outputs in an external boundary scan chain during INTEST. This must be left unconnected, if an external boundary scan chain is not connected.

Reflects the current instruction loaded into the TAP controller instruction register. These bits change on the falling edge of **TCK** when the state machine is in the UPDATE-IR state.

Set this HIGH if nIRQ and nFIQ are synchronous to the processor clock; LOW for asynchronous interrupts.

When the processor is performing a locked memory access this is HIGH. This is used to prevent the memory controller allowing another device to access the memory. It is active only during the data swap (SWP) instruction. This is one of the signals controlled by APE, ALE and ABE.

Used to indicate to the memory system the size of data transfer (byte, halfword or word) required for both read and write cycles, become valid before the falling edge of **MCLK** and remain valid until the rising edge of **MCLK** during the memory cycle. The binary values 00, 01, and 10 represent byte, halfword and word respectively (11 is reserved). This is one of the signals controlled by APE, ALE and ABE.

This is the main clock for all memory accesses and processor operations. The clock speed can be reduced to allow access to slow peripherals or memory. Alternatively, the nWAIT can be used with a free-running MCLK to achieve the same effect.

LOW when a coprocessor instruction is processed. The processor then waits for a response from the coprocessor on the **CPA** and **CPB** lines. If **CPA** is HIGH when **MCLK** rises after a request has been initiated by the processor, then the coprocessor handshake is aborted, and the processor enters the undefined instruction trap. If **CPA** is LOW at this time, then the processor will enter a busy-wait period until **CPB** goes LOW before completing the coprocessor handshake.

This must be LOW for the data bus to be driven during write cycles. Can be used in conjunction with **nENOUT** to control the data bus during write cycles.

During a write cycle, this signal is driven LOW before the rising edge of **MCLK**, and remains LOW for the entire cycle. This can be used to aid arbitration in shared bus applications.

During a coprocessor register transfer C-cycle from the EmbeddedICE communications channel coprocessor to the ARM core, this signal goes LOW. This can be used to aid arbitration in shared bus systems.
### Table 2 Signal Descriptions (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>nEXEC</td>
<td>Output</td>
<td>When the instruction in the execution unit is not being executed because, for example, it has failed its condition code check, this is HIGH.</td>
</tr>
<tr>
<td>nFIQ</td>
<td>Input</td>
<td>Taking this LOW causes the processor to be interrupted if the appropriate enable in the processor is active. The signal is level-sensitive and must be held LOW until a suitable response is received from the processor. nFIQ can be synchronous or asynchronous to MCLK, depending on the state of ISYNC.</td>
</tr>
<tr>
<td>nHIGHZ</td>
<td>Output</td>
<td>When the current instruction is HIGHZ this signal is LOW. This is used to place the scan cells of that scan chain in the high impedance state. This must be left unconnected, if an external boundary scan chain is not connected.</td>
</tr>
<tr>
<td>nIRQ</td>
<td>Input</td>
<td>As nFIQ, but with lower priority. Can be taken LOW to interrupt the processor when the appropriate enable is active. nIRQ can be synchronous or asynchronous to MCLK, depending on the state of ISYNC.</td>
</tr>
<tr>
<td>nM[4:0]</td>
<td>Output</td>
<td>These are the inverse of the internal status bits indicating the current processor mode.</td>
</tr>
<tr>
<td>nMREQ</td>
<td>Output</td>
<td>When the processor requires memory access during the following cycle this is LOW.</td>
</tr>
<tr>
<td>nOPC</td>
<td>Output</td>
<td>When the processor is fetching an instruction from memory this is LOW. This is one of the signals controlled by APE, ALE and ABE.</td>
</tr>
<tr>
<td>nRESET</td>
<td>Input</td>
<td>Used to start the processor from a known address. A LOW level causes the instruction being executed to terminate abnormally. This signal must be held LOW for at least two clock cycles, with nWAIT held HIGH. When LOW the processor performs internal cycles with the address incrementing from the point where reset was activated. The address overflows to zero if nRESET is held beyond the maximum address limit. When HIGH for at least one clock cycle, the processor restarts from address 0.</td>
</tr>
<tr>
<td>nRW</td>
<td>Output</td>
<td>When the processor is performing a read cycle, this is LOW. This is one of the signals controlled by APE, ALE and ABE.</td>
</tr>
<tr>
<td>nTDOEN</td>
<td>Output</td>
<td>When serial data is being driven out on TDO this is LOW. Normally used as an output enable for a TDO pin in a packaged part.</td>
</tr>
<tr>
<td>nTRANS</td>
<td>Output</td>
<td>When the processor is in User mode, this is LOW. It can be used either to tell the memory management system when address translation is turned on, or as an indicator of non-User mode activity. This is one of the signals controlled by APE, ALE and ABE.</td>
</tr>
<tr>
<td>nTRST</td>
<td>Input</td>
<td>Reset signal for the boundary scan logic. This pin must be pulsed or driven LOW to achieve normal device operation, in addition to the normal device reset, nRESET.</td>
</tr>
<tr>
<td>nWAIT</td>
<td>Input</td>
<td>When LOW the processor extends an access over a number of cycles of MCLK, which is useful for accessing slow memory or peripherals. Internally, nWAIT is logically ANDed with MCLK and must only change when MCLK is LOW. If nWAIT is not used it must be tied HIGH.</td>
</tr>
<tr>
<td>PCLKBS</td>
<td>Output</td>
<td>This is used by an external boundary scan chain as the update clock. This must be left unconnected, if an external boundary scan chain is not connected.</td>
</tr>
</tbody>
</table>
### Table 2 Signal Descriptions (continued)

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>RANGEOUT0</strong></td>
<td>Output</td>
<td>When the EmbeddedICE watchpoint unit 0 has matched the conditions currently present on the address, data, and control busses, then this is HIGH. This signal is independent of the state of the watchpoint enable control bit. <strong>RANGEOUT0</strong> changes when ECLK is LOW.</td>
</tr>
<tr>
<td><strong>RANGEOUT1</strong></td>
<td>Output</td>
<td>As <strong>RANGEOUT0</strong> but corresponds to the EmbeddedICE watchpoint unit 1.</td>
</tr>
<tr>
<td><strong>RSTCLKBS</strong></td>
<td>Output</td>
<td>When either the TAP controller state machine is in the RESET state or when nTRST is LOW, then this is HIGH. This can be used to reset external boundary scan cells.</td>
</tr>
<tr>
<td><strong>SCREG[3:0]</strong></td>
<td>Output</td>
<td>These reflect the ID number of the scan chain currently selected by the TAP controller. These change on the falling edge of <strong>TCK</strong> when the TAP state machine is in the UPDATE-DR state.</td>
</tr>
<tr>
<td><strong>SDINBS</strong></td>
<td>Output</td>
<td>This provides the serial data for an external boundary scan chain input. It changes from the rising edge of <strong>TCK</strong> and is valid at the falling edge of <strong>TCK</strong>.</td>
</tr>
<tr>
<td><strong>SDOUTBS</strong></td>
<td>Input</td>
<td>Accepts serial data from an external boundary scan chain output, synchronized to the rising edge of <strong>TCK</strong>. This must be tied LOW, if an external boundary scan chain is not connected.</td>
</tr>
<tr>
<td><strong>SEQ</strong></td>
<td>Output</td>
<td>When the address of the next memory cycle is closely related to that of the last memory access, this is HIGH. In ARM state the new address can be for the same word or the next; in THUMB state, the same halfword or the next. It can be used, in combination with the low-order address lines, to indicate that the next cycle can use a fast memory mode (for example DRAM page mode) or to bypass the address translation system.</td>
</tr>
<tr>
<td><strong>SHCLKBS</strong></td>
<td>Output</td>
<td>Used to clock the master half of the external scan cells and follows <strong>TCK1</strong> when in the SHIFT-DR state of the state machine and scan chain 3 is selected. When not in the SHIFT-DR state or when scan chain 3 is not selected, this clock is LOW.</td>
</tr>
<tr>
<td><strong>SHCLK2BS</strong></td>
<td>Output</td>
<td>As <strong>SHCLKBS</strong> but follows <strong>TCK2</strong> instead of <strong>TCK1</strong>. This must be left unconnected, if an external boundary scan chain is not connected.</td>
</tr>
<tr>
<td><strong>TAPSM[3:0]</strong></td>
<td>Output</td>
<td>These reflect the current state of the TAP controller state machine. These bits change on the rising edge of <strong>TCK</strong>.</td>
</tr>
<tr>
<td><strong>TBE</strong></td>
<td>Input</td>
<td>When LOW, D[31:0], A[31:0], LOCK, MAS[1:0], nRW, nTRANS, and nOPC are set to high impedance.</td>
</tr>
<tr>
<td><strong>TBIT</strong></td>
<td>Output</td>
<td>When the processor is executing the THUMB instruction set, this is HIGH; LOW when executing the ARM instruction set.</td>
</tr>
<tr>
<td><strong>TCK</strong></td>
<td>Input</td>
<td>Clock signal for all test circuitry. When in debug state, this is used to generate <strong>DCLK</strong>, <strong>TCK1</strong> and <strong>TCK2</strong>.</td>
</tr>
<tr>
<td><strong>TCK1</strong></td>
<td>Output</td>
<td>HIGH when <strong>TCK</strong> is HIGH (slight phase lag due to the internal clock non-overlap).</td>
</tr>
<tr>
<td><strong>TCK2</strong></td>
<td>Output</td>
<td>HIGH when <strong>TCK</strong> is LOW (slight phase lag due to the internal clock non-overlap). It is the non-overlapping complement of <strong>TCK1</strong>.</td>
</tr>
<tr>
<td>Name</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>--------</td>
<td>--------------------------------------------------</td>
</tr>
<tr>
<td><strong>TDI</strong></td>
<td><strong>Input</strong></td>
<td>Serial data for the scan chains.</td>
</tr>
<tr>
<td>Test data input</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TDO</strong></td>
<td><strong>Output</strong></td>
<td>Serial data from the scan chains.</td>
</tr>
<tr>
<td>Test data output</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>TMS</strong></td>
<td><strong>Input</strong></td>
<td>Mode select for scan chains.</td>
</tr>
<tr>
<td>Test mode select</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VDD</strong></td>
<td><strong>Power</strong></td>
<td>Provide power to the device.</td>
</tr>
<tr>
<td>Power supply</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>VSS</strong></td>
<td><strong>Power</strong></td>
<td>These connections are the ground reference for all signals.</td>
</tr>
<tr>
<td>Ground</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4 ARM Architecture v4T

4.1 ARM7TDMI processor core

The ARM7TDMI processor core implements the ARMv4T Instruction Set Architecture (ISA). This is a superset of the ARMv4 ISA which adds support for the 16-bit Thumb instruction set. Software using the Thumb instruction set is compatible with all members of the ARM Thumb family, including ARM9, ARM9E, and ARM10 families.

4.2 Registers

The ARM7TDMI core consists of a 32-bit datapath and associated control logic. This datapath contains 31 general-purpose 32-bit registers, 7 dedicated 32-bit registers coupled to a barrel-shifter, Arithmetic Logic Unit, and multiplier.

4.3 Modes and exceptions

The ARM7TDMI supports seven modes of operation:

- User mode
- Fast Interrupt (FIQ)
- Interrupt (IRQ)
- Supervisor mode
- Abort mode
- Undefined mode
- System mode.

All modes other than User are privileged modes. These are used to service hardware interrupts, exceptions, and software interrupts. Each privileged mode has an associated Saved Program Status Register (SPSR). This register is used to save the state of the Current Program Status Register (CPSR) of the task immediately before the exception occurs.

In these privileged modes, mode-specific banked registers are available. These are automatically restored to their original values on return to the previous mode and the saved CPSR restored from the SPSR.

System mode does not have any banked registers. It uses the User mode registers. System mode runs tasks that require a privileged processor mode and allows them to invoke all classes of exception.

4.4 Processor states

The ARM7TDMI processor can be in one of two states:

**ARM state**

In ARM state, 16 general registers and one or two status registers are accessible at any one time. The registers available to the programmer in each mode, in ARM state, are illustrated in Figure 2 on page 16.
## Thumb state

In Thumb state, eight general registers, the **Program Counter (PC)**, **Stack Pointer (SP)**, **Link Register (LR)**, and **Current Program Status Register (CPSR)** are accessible. The registers available to the programmer in each mode, in Thumb state, are illustrated in Figure 3 on page 17.
4.5 Exceptions

The ARM7TDMI supports seven types of exception:

- FIQ – fast interrupt
- IRQ – normal interrupt
- Data abort
- Prefetch abort
- Software interrupt
- Undefined instruction
- Reset.

All exceptions have banked registers for R14 and R13. After an exception, R14 holds the return address for exception processing. This address is used both to return after the exception is processed and to address the instruction that caused the exception.

R13 is banked across exception modes to provide each exception handler with a private stack pointer. The fast interrupt mode also banks registers 8 to 12 so that interrupt processing can begin without the need to save or restore these registers.

4.6 Status registers

All other processor states are held in status registers. The current operating processor status is in the CPSR. The CPSR holds:

- four ALU flags (Negative, Zero, Carry, and Overflow)
- an interrupt disable bit for each of the FIQ and IRQ interrupts
- a bit to indicate ARM or Thumb execution state
- five bits to encode the current processor mode.
The program status register format is shown in Figure 4 on page 19.

4.7 Conditional execution

All ARM instructions are conditionally executed and can optionally update the four condition code flags (Negative, Zero, Carry, and Overflow) according to their result. Fifteen conditions are implemented.

4.8 Classes of instructions

The ARM and Thumb instruction sets can be divided into four broad classes of instruction:

- data processing instructions
- load and store instructions
- branch instructions
- coprocessor instructions.

4.9 Data processing instructions

The data processing instructions operate on data held in general-purpose registers. Of the two source operands, one is always a register. The other has two basic forms:

- an immediate value
- a register value, optionally shifted.

If the operand is a shifted register the shift amount can have an immediate value or the value of another register. Four types of shift can be specified. Most data processing instructions can perform a shift followed by a logical or arithmetic operation.

Multiply instructions come in two classes:

- normal, 32-bit result
- long, 64-bit result variants.

Both types of multiply instruction can optionally perform an accumulate operation.

4.10 Load and store instructions

Single or multiple registers can be loaded and stored at one time.

Load and store single register instructions can transfer a 32-bit word, a 16-bit halfword, or an 8-bit byte between memory and a register. Byte and halfword loads can be automatically zero extended or sign extended as they are loaded.

Load and store instructions have three primary addressing modes:

- offset
- pre-indexed
- post-indexed.

The address is formed by adding or subtracting an immediate or register-based offset to or from a base register. Register-based offsets can also be scaled with shift operations. Pre-indexed and post-indexed addressing modes update the base register with the result of the offset calculation.

As the PC is a general-purpose register, a 32-bit value can be loaded directly into the PC to perform a jump to any address in the 4GB memory space.
Load and store multiple instructions perform a block transfer of any number of the general purpose registers to or from memory. Four addressing modes are provided:

- pre-increment addressing
- post-increment addressing
- pre-decrement addressing
- post-decrement addressing.

The base address is specified by a register value (that can be optionally updated after the transfer). As the subroutine return address and the PC values are in general-purpose registers, very efficient subroutine calls can be constructed.

4.11 Branch instructions

As well as allowing any data processing or load instruction to change control flow (by modifying the PC) a standard branch instruction is provided with 24-bit signed offset, allowing forward and backward branches of up to 32MB. Branch with Link (BL) allows efficient subroutine calls, and preserves the address of the instruction after the branch in R14 (the Link Register or LR). This allows a move instruction to put the LR in to the PC and return to the instruction after the branch. The third type of branch (BX) switches between ARM and Thumb instruction sets. The return address can be preserved in the LR as an option.

4.12 Coprocessor

There are three types of coprocessor instructions:

- coprocessor data processing instructions invoke a coprocessor specific internal operation
- coprocessor register transfer instructions allow a coprocessor value to be transferred to or from an ARM register
- coprocessor data transfer instructions transfer coprocessor data to or from memory, where the ARM calculates the memory address of the transfer.

Figure 4 Program status register format
5 System Issues and Third Party Support

This section contains:

- **JTAG debug**
- **AMBA bus architecture**
- **AMBA Design Kit**
- **Everything you need**
- **Current support.**

### 5.1 JTAG debug

The internal state of the ARM7TDMI is examined through a JTAG-style serial interface. This allows instructions to be serially inserted into the pipeline of the core without using the external data bus. For example, when in debug state, a Store-Multiple (STM) instruction can be inserted into the pipeline. This exports the contents of the ARM7TDMI registers. This data can be serially shifted out without affecting the rest of the system.

### 5.2 AMBA bus architecture

The ARM7 Thumb family processors are designed for use with the *Advanced Microcontroller Bus Architecture* (AMBA) multi-master on-chip bus architecture. AMBA is an open standard that describes a strategy for the interconnection and management of functional blocks that makes up a *System-on-Chip* (SoC). The AMBA specification defines three buses:

- Advanced System Bus (ASB)
- Advanced High-performance Bus (AHB)
- Advanced Peripheral Bus (APB).

ASB and AHB are used to connect high-performance system modules. APB offers a simpler interface for low-performance peripherals.

### 5.3 AMBA Design Kit

ARM’s AMBA Design Kit product is a versatile toolkit aimed at enabling the successful creation of AMBA-based SoC designs.

The AMBA Design Kit includes an AHB ‘wrapper’ to enable the ARM7TDMI to be connected directly to the AHB system bus.

### 5.4 Everything you need

ARM provides a wide range of products and services to support its processor families, including software development tools, development boards, models, applications software, training, and consulting services. The ARM Architecture today enjoys broad third-party support. The ARM7 Thumb family processors’ strong software compatibility with existing ARM devices ensures that users benefit immediately from existing support.

### 5.5 Current support

Support for the ARM Architecture today includes:

- **ARM Developer Suite (ADS)**
  - integrated development environment
  - C, C++, assembly, simulators and windowing source-level debugger
— available on Windows95, Windows NT, and Unix

- ARM Multi-ICE™ JTAG interface
  — allows EmbeddedICE software debug of ARM processor systems

- ARMulator, an instruction accurate software simulator

- Development boards

- Design Signoff Models provide signoff quality ASIC-simulation

- Software toolkits available from ARM, RedHat/GNU, Greenhills, JavaSoft, MetaWare, and WindRiver allowing software development in C, C++, Java, FORTRAN, Pascal, Ada, and assembly

- More than 40 Real Time Operating Systems including:
  — Windriver VxWorks
  — Mentor Graphics VRTX
  — WindRiver pSOSSystem

- The following major Operating Systems:
  — Microsoft Windows CE
  — Linux
  — Palm OS
  — Symbian OS.

- Application software components:
  — speech and image compression
  — software modem
  — Chinese character input network protocols
  — Digital AC3 decode
  — MPEG3 encode and decode
  — MPEG4 decode and encode.

- Hardware and software cosimulation tools from leading EDA Vendors.

For more information, see www.arm.com