ARM Technical Support Knowledge Articles

USING THE STIME VTREG

Applies to: uVision Debugger

Answer


Information in this article applies to:


QUESTION

What is the STIME/STIME0/STIME1 VTReg and how do I use it?

ANSWER

When simulating a target microcontroller, the Keil uVision Debugger provides Virtual Target Registers (VTRegs) to allow you to provide input to the pins of the simulated device.

The STIME, STIME0, and STIME1 VTRegs allow you to control the timing of the simulated serial port.

For example:

STIME0 = 0   /* Set Serial 0 for FAST timing */
STIME0 = 1   /* Set Serial 0 for accurate timing */

SEE ALSO

Article last edited on: 2005-12-15 08:05:10

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential