|ARM Technical Support Knowledge Articles|
Applies to: uVision Debugger
Information in this article applies to:
The Mentor M8051EW core has certain configuration features. Is it possible to simulate with Keil uVision the MOVC @(DPTR++),A instruction, multiple DPTR registers, and the behaviour of the MEX1, MEX2, and MEX3 memory extension register?
Yes. The Simulation has additional options for the S8051.DLL that can be entered in uVision under Options - Debug - Simulator CPU DLL Parameter:
Article last edited on: 2004-11-12 16:00:38
Did you find this article helpful? Yes No
How can we improve this article?