ARM Technical Support Knowledge Articles

How do I configure RVD_4.0/RVI_3.3 to capture ETM Trace using RVT on the PB1176?

Applies to: PB1176, RealView Development Suite (RVDS), RealView ICE and Trace (RVI / RVT)


The ARM1176JZF-S Development Chip integrated on the PB1176 can be configured as a traditional or a CoreSight JTAG system based design. To capture ETM trace on the PB1176, the system must be configured as a CoreSight system by placing a jumper on J1. 

This Knowledge Article explains how to configure RealView Debugger v4.0 (RVD v4.0) and RealView ICE v3.3 (RVI v3.3) for external trace on the PB1176 using the Trace Port Interface Unit (TPIU).

In this case, a RealView Trace (RVT) unit is required.

The following software must be installed in order to perform trace on the PB1176:

To obtain the latest patches for RVDS v4.0/RVDS v4.0 Pro please visit the ARM technical support web pages:

The following steps are needed to configure the RVD 4.0/RVI 3.3 interface to the PB1176 development board:

RVI Configuration:

  1. Connect the RVI unit to the "JTAG ICE" port (J12 on the PB1176) and the RVT probe to "Trace A" (J2 on the PB1176)
  2. Power up the PB1176 and the RVI unit.
  3. Start RVD. Select Target → Connect to Target from the Menu. This opens the RVD connection control window.
  4. In the RVD connection control window, click on the "Add" button next to "RealView ICE". This opens the "RVConfig" window.
  5. In "RVConfig" select your RVI unit from the list displayed and click the "Connect" button.
  6. Click "Select Platform", expand the "ARM" option and select "PB1176 (CoreSight)". It will result in the scan chain shown in Figure 1 being found.

    Figure 1

  7. In "RVConfig", click on "Trace Associations" to view the relationship between trace sources and sinks. The "Trace Association Editor" shows automatically the trace associations for the PB1176 Platform. No changes need to be applied, click "OK" to close the "Trace Associations" dialog.
  8. In the "RVConfig" window select the File tab, Save and Exit.

RVD Configuration:

The RVD configuration steps can be gathered in a script to be loaded in RVD. This script contains the RVD commands that perform the connection to the CoreSight components and the configuration for the ETM, Funnel and TPIU registers.

An example of an RVD configuration script file which configures the PB1176 for 16-bit trace is available here:

Alternatively, you can manually configure RVD using the following steps:

  1. The RVD connection control window should now show all of the devices in the scan chain, except for the ARMCS-DP.
  2. Double click on ARM1176JZF-JTAG-AP to connect. Do the same for the ETM and TPIU.

    Next we will set up the registers for the ETM and TPIU:

  3. Open a Registers window by selecting View → Registers from the Menu. To see the registers for each of the components, use the "Cycle Connections" button from the Menu.
  4. Select the ETM and in the Registers window set the "ETM CS TRACE ID" register to a small non-zero value, for instance 0x55.
  5. Now select the TPIU. In the Registers window set the "CSTPIU CURPORTSIZE" to the required Port Width - 0x80 for 8-bit Port Width for example. Set the "CSTPIU FFCR" to 0x330 (Bypass Mode), to 0x331 (Normal Mode) or to 0x332 (Continuous Mode).
  6. In the RVD window, click the "Cycle Connections" button to select the ARM1176 core. Click View → Analysis Window to open the Analysis window. Click the Edit tab and select the "Connect/Disconnect Analyzer" option.
  7. Load an image and run it. You should obtain trace output in the Analysis window. Note that to be able to see the trace output in the Analysis window you should stop the target or disable trace.

Note: For any information regarding the CoreSight components configuration please refer to the CoreSight Components Technical Reference Manual available from the ARM Website:

Attachments: platform_pb1176_coresight.png ,

Article last edited on: 2009-04-14 13:53:08

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential