ARM Technical Support Knowledge Articles

What is the correct value of "chip_nmbr" bits in direct cmd register to enter DPD state of all memory devices simultaneously with global CKE configuration?

Applies to: PL340 AXI SDRAM Controller


The following encoding of the direct command register should be used to enter all the memory devices connected to PL340 simultaneously:

Bits            Name            Value
==== ==== =====
[22] ext_mem_cmd 1
[21:20] chip_nmbr 2'b00
[19:18] memory_cmd 2'b00
[17:16] bank_addr 0
[15:14] - 0
[13:0] addr 0

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential