ARM Technical Support Knowledge Articles

What is the state of the MMU at reset?

Applies to: ARM926EJ-S


The MMU is controlled via cp15 c1. If the M bit is 0, which it is at reset, then the MMU is disabled and there will be no Virtual to Physical address translation taking place.

Article last edited on: 2009-10-05 11:55:59

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential