|ARM Technical Support Knowledge Articles|
Applies to: ARM926EJ-S
The MMU is controlled via cp15 c1. If the M bit is 0, which it is at reset, then the MMU is disabled and there will be no Virtual to Physical address translation taking place.
Article last edited on: 2009-10-05 11:55:59
Did you find this article helpful? Yes No
How can we improve this article?