|ARM Technical Support Knowledge Articles|
Applies to: Cortex-R4
No, instruction fetches on the AXI-M interface always have a 64-bit transfer size (ARSIZE) and are always to 64-bit aligned addresses (ARADDR), even though the instructions themselves may be unaligned.
Did you find this article helpful? Yes No
How can we improve this article?