ARM Technical Support Knowledge Articles

Do Cortex-A5 cache evictions generate INCR burst type transfers ?

Applies to: Cortex-A5


No. There is an error in the TRM which describes evictions as being INCR (for cache maintenence) or WRAP (for natural evictions). All evictions are in fact WRAP type.

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential