|ARM Technical Support Knowledge Articles|
Applies to: DS-5
After reset the ST-Ericsson U8500 runs in secure mode during the initial part of the boot process and prevents JTAG debug. This means the DS-5 Debugger will not be able to connect to (or control) the target until the cores have advanced beyond this point.
If you reset the target in the DS-5 Debugger, the cores must run until this section of the boot process is complete before it is possible to debug. (Note if you are connected to both cores in DS-5 and issue a reset, core0 must be allowed to run until debug access to core1 is also enabled. This may require you to manually resume execution on core0.)
Article last edited on: 2011-06-29 11:27:33
Did you find this article helpful? Yes No
How can we improve this article?