ARM Technical Support Knowledge Articles

What is the size/granularity of memory that I can select to be h/w coherent with CCI-400?

Applies to: CCI-400 Cache Coherent Interconnect


The CCI-400 implementation assumes a 64 byte cache line granularity. This is fixed.


CCI Integration Manual

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential