|ARM Technical Support Knowledge Articles|
Applies to: Generic CoreSight Components
It is a typographical error.
The construction of the Peripheral ID register content can be found in Figure 13-7 of the ARM Debug Interface v5 Architecture Specification (ADIv5).
Peripheral ID1[3:0] = SoC Part Number[11:8]
Did you find this article helpful? Yes No
How can we improve this article?