ARM Technical Support Knowledge Articles

CoreSight DK11 Integration Manual ARM DII 0092E defines SoC Part Number[3:0] in both Peripheral ID1 and Peripheral ID0 registers

Applies to: Generic CoreSight Components

Answer

It is a typographical error.

The construction of the Peripheral ID register content can be found in Figure 13-7 of the ARM Debug Interface v5 Architecture Specification (ADIv5).

Peripheral ID1[3:0] = SoC Part Number[11:8]

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential