ARM Technical Support Knowledge Articles

How are interrupts routed from the LogicTile Express 13MG?

Applies to: Versatile Express Logic Tiles


Customers who wish to implement a custom logic design in a LogicTile Express often want to interface interrupts to the CoreTile Express. This Knowledge Article describes how interrupts are routed from the LogicTile Express to the CoreTile Express. 


The LogicTile Express 13MG can generate up to 4 custom interrupts, these interrupt signals are routed through the Motherboard Express IOFPGA to an attached CoreTile Express located on tile site 1.

The SB2_INT[3:0] signals are output from FPGA 1 (XC6VLX550T) of the LogicTile Express 13MG. The v2f_550t.ucf file describes the pin allocations. This file is provided as part of Application Note 233, which is supplied with the Versatile Express DVD. This can be found at the following default installation path:

C:\Program Files\Versatile_Express_x_x\app_notes\AN233\physical\v2f_550t\xilinx\scripts
NOTE: "_x_x" is the version of the Versatile Express DVD installed.

The following table summarizes the four interrupt signals and the corresponding FPGA pin allocation of the XC6VLX550T FPGA.

Signal Name Pin Allocation
SB_INT[0] E39
SB_INT[1] E38
SB_INT[2] G34
SB_INT[3] H34

These signals are passed from the LogicTile Express 13MG to the Motherboard IOFPGA through the LogicTiles HDRYL lower header connectors. The connectivity_spreadsheet.xls spreadsheet describes the connector mappings. This can be found at the following default installation path:

C:\Program Files\Versatile_Express_x_x\boards\V2F-2XV6\docs

The following table outlines which connector pin each interrupt is allocated.

Signal Name Connector Pin
SB_INT[0] J11
SB_INT[1] K11
SB_INT[2] A10
SB_INT[3] B10

The Motherboard IOFPGA then routes the SB2_INT[3:0] signals to the attached CoreTile Express on tile site 1. They are passed to the CoreTile Express as IRQs on the SB_IRQ bus. These IRQ signals are fed into the attached CoreTile's interrupt controller. The IRQ signals are passed to the Shared Peripheral Interface (SPI) lines of the interrupt controller and are identified by a specific ID number. The following table describe the CoreTile Express relative mappings:

Signal Name IRQ Number ID Number
SB_INT[0] SB_IRQ[36] ID68
SB_INT[1] SB_IRQ[37] ID69
SB_INT[2] SB_IRQ[38] ID70
SB_INT[3] SB_IRQ[39] ID71

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential