ARM Technical Support Knowledge Articles

* Does HWDATA have to remain stable during an extended transfer? *

Applies to: AHB


HWDATA is guaranteed to remain at the same value when sampled at different clock edges in an extended transfer. However, it is possible that HWDATA can glitch after clock edges, returning to the same value as previously driven. It is possible to observe this behaviour when using a typical synthesis design flow, where the control signals for the HWDATA output multiplexor can change during the extended transfer, but they result in the same output value being used.

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential