ARM Technical Support Knowledge Articles

The L2 data RAM clock becomes X during MBIST mode.

Applies to: Cortex-A7

Answer

In simulation, we observe MBISTREADEN drievn high from the start.

We find that MBISTWRITEEN, MBISTREADEN should both be held low until 
MBISTACK is asserted, in order to avoid X-state on the enable.

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential