|ARM Technical Support Knowledge Articles|
Applies to: CoreSight System Design
The ARM IP and protocol specifications do not specify any requirement on the JTAG or SWD clock speed or trace output frequency. These clock domains are entirely asynchronous to the processor clock speed.
They are limited by:
- the signal integrity characteristics of your I/O buffers / wires / connection header / board traces / package balls / bond wires
- the limitations of your debug run control unit / trace port analyzer
For example, ARM's DSTEAM can support a debug clock frequency of up to 60MHz and a trace data rate of up to 600Mb/s (TRACECLKIN 600 MHz, TRACECLK = 300MHz)
[Document links current as of end of year 2015]
Did you find this article helpful? Yes No
How can we improve this article?