ARM Technical Support Knowledge Articles

Why is the ARM720's Dhrystone MIPS rating lower than that of the ARM7TDMI?

Applies to: ARM720T, ARM7TDMI


When comparing the ARM720T vs. ARM7TDMI (or indeed any cached vs non- cached processor), you need to specify the memory system. If the two are running at the same clock speed and all of the memory in the ARM7TDMI based system is zero wait state and no other devices are sharing the memory bus, then naturally the ARM7TDMI will show better performance. A cached system has certain overheads - it will read lines of memory of fixed line length, for example, even if the processor does not actually require all of the words in the line. A cache will only improve system performance if there are areas of memory whose contents are repeatedly accessed (i.e data in that memory is re-used or the instructions stored in that memory are multiply executed i.e loops or repeatedly called functions). Only if that memory is slow or if the bus is shared with other bus masters will having a local copy (within the cache) of memory contents provide any performance boost to the processor.

See also:

Article last edited on: 2008-09-09 15:47:37

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential