ARM Technical Support Knowledge Articles

Does the ARM720T with AHB wrapper use halfword or byte burst transfers? (Rev 0-3)

Applies to: ARM720T


No. The HBURST output of the wrapper is fixed to '001' (INCR). It will never perform a burst transfer of any size. Even for a cache linefill, the AHB HBURST information is not generated, because there is no signal from the core to the wrapper to say that this is a cache linefill.

The 720T core itself can never produce reads or writes of halfwords or bytes on successive cycles - there will always be at least one cycle in between.

E.G. a byte write on the 720T might give an address only cycle followed by a sequential access to the same address. The AHB wrapper would convert that to an AHB Idle cycle followed by an AHB Non-sequential cycle of INCR type.

Article last edited on: 2008-09-09 15:47:37

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential