| ARM Technical Support Knowledge Articles | |
Applies to: Processor Cores
It is not possible for a synthesisable core DSM to model internal scan chains because test insertion is done on a netlist and will be different for each synthesised implementation.
Article last edited on: 2008-09-09 15:47:39
Did you find this article helpful? Yes No
How can we improve this article?