|ARM Technical Support Knowledge Articles|
Applies to: Processor Cores
No. The DSM is designed to reflect the behaviour of the real silicon. It is generated from the RTL used by the core designers. Since one would not be able to preload registers or caches in the real silicon this behaviour is not available in the DSM.
Article last edited on: 2008-09-09 15:47:39
Did you find this article helpful? Yes No
How can we improve this article?