ARM Technical Support Knowledge Articles

Can I connect Multi-ICE to the core as it exits reset? What is “Reset system on startup”?

Applies to: ARM Developer Suite (ADS), Multi-ICE


This functionality was added to Multi-ICE in the v2.2.2 patch and is called "Reset system on startup" connection. More information about "Reset system on startup" is available in the release note that comes with Multi-ICE v2.2.x patches, downloadable from the ARM website.

This functionality is only provided by Multi-ICE for ARM7-family and ARM9-family cores.

When using ARM7-family and ARM9-family processors, the "Processor Settings" tab in the Multi-ICE configuration dialog contains an additional checkbox that instructs Multi-ICE to assert System Reset with a breakpoint set at address 0 when connecting a debugger.

With this checkbox selected, when the debugger connects to the core the system will be reset and the processor stopped at the reset vector. If the processor does not stop at the reset vector, the connection fails.

This provides a method by which users of these processors can connect the debugger to the core straight after a reset, before it runs any system-resident initialization code. This may be important if, for example, devices within the system require the processor to not be stopped once they are initialized.

If nTRST and nSRST are tied together, Multi-ICE cannot connect to the core straight after reset, since the system reset (nSRST) also activates nTRST, which clears all the breakpoints in the core's Embedded-ICE logic.

In Multi-ICE, when the "Reset system on startup" feature is not available, you can connect to the core after reset manually. In order to do this you need to connect the debugger to the core, set a breakpoint at address 0, put the core in run state and then activate the system reset.

Article last edited on: 2008-09-09 15:47:40

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential