|ARM Technical Support Knowledge Articles|
Applies to: AXI
The protocol requires that the first item of write data is received in the same order as the addresses and therefore before the master receives any write data from M3 it must have received at a minimum the first data items from both M1 and M2.
Article last edited on: 2008-09-09 15:47:45
Did you find this article helpful? Yes No
How can we improve this article?