ARM Technical Support Knowledge Articles

Why do ARM recommend a minimum of 12x difference between SSPCLK and SSPCLKIN in the slave?

Applies to: PL022 Synchronous Serial Interface


This figure of 12x is to ensure that we can detect an edge of SSPCLKIN half way through its transfer. Synchronisation logic takes three SSPCLK cycles, leaving a margin of 25% of the SSPCLKIN cycle for skew/data hold.

Article last edited on: 2008-09-09 15:47:49

Rate this article

Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential