ARM Technical Support Knowledge Articles

What is low latency mode ?

Applies to: ARM1136, ARM1156, ARM1176

Answer

Low-latency mode has two effects:

- disables hit-under-miss;
- allows multi-access instructions (LDM/STM or unaligned loads and stores, to 'Normal' memory), to be abandoned part way through, when an interrupt is recognized. These instructions may then be restarted after the ISR.

The FI bit, bit 21, in CP15 register 1 enables a low interrupt latency configuration.

Note that for the ARM1176, the FI bit can only be modified in Secure state.

Article last edited on: 2008-09-09 15:47:51

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential