|ARM Technical Support Knowledge Articles|
Applies to: PL340 AXI SDRAM Controller
Yes. cactive will always go low before csysack is asserted, so it is enough to only monitor csysack in this case.
Article last edited on: 2008-09-09 15:47:52
Did you find this article helpful? Yes No
How can we improve this article?