|ARM Technical Support Knowledge Articles|
Applies to: PL340 AXI SDRAM Controller
The maximum size for any particular memory, that is supported by PL340 configurations, is 256 Mbyte though 512 MB devices can be supported by using 2 chip selects of the PL340.
Currently only address bits 27:0 can be used for addressing any individual chip select. Row length can be between 11 to 16 bits, column width can be 8 to 12 bits. Please note that only 4 banks are supported and memory width can be 16,32 or 64 bit.
Article last edited on: 2008-09-09 15:47:52
Did you find this article helpful? Yes No
How can we improve this article?