|ARM Technical Support Knowledge Articles|
Applies to: PL353 SRAM NOR/NAND Flash Memory Controller
When aclk and mclk are operated at same frequency you should connect a_gt_m_sync signal to L (0).
Article last edited on: 2008-11-05 08:29:33
Did you find this article helpful? Yes No
How can we improve this article?