|ARM Technical Support Knowledge Articles|
Applies to: PL340 AXI SDRAM Controller
The generation of CLK# can be generated in the PHY for PL340. This can be done as an RTL assignment or by instantiating an inverter cell.
Article last edited on: 2008-09-09 15:47:52
Did you find this article helpful? Yes No
How can we improve this article?