ARM Technical Support Knowledge Articles

Can I stack Logic Tiles?

Applies to: Versatile Logic Tiles

Answer

[new 15 August 2007]

The design of the logic tiles enables the user to stack them on top of each other. Logic tiles are based on one of the largest capacity FPGAs. However, a single FPGA is not always large enough for some designs.

Very complex designs can be split into several blocks (partitioning) and each of the blocks can be synthesized in a separate FPGA.

The logic tile provides the infrastructure to interface the different blocks:

  • More than 400 signals for connection between each pair of tiles
  • Impedance matched, high speed, robust connectors with data rates up to 100MHz
  • Selectable interface voltage levels
  • Delay matched and re-timed clocks
  • JTAG scan-chains for real and virtual TAP controllers

Article last edited on: 2009-01-20 15:11:38

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential