ARM Technical Support Knowledge Articles

What is the significance of the CACHEID input with respect to the L2CC version?

Answer

CACHEID bits [5:0] go through into the ID register bits [15:10] (the device ID). CACHEID has no bearing on the release number which is in ID register bits [5:0].

Rate this article

[Bad]
|
|
[Good]
Disagree? Move your mouse over the bar and click

Did you find this article helpful? Yes No

How can we improve this article?

Link to this article
Copyright © 2011 ARM Limited. All rights reserved. External (Open), Non-Confidential