|ARM Technical Support Knowledge Articles|
The function of this bit is intended to be simple. It is set every time an instruction completes execution, and it is cleared every time the DHCSR is read. Therefore by reading the DHCSR twice, with a short time delay between, it is possible for a debugger to determine whether processor execution is proceding or is hung (stalled).
Did you find this article helpful? Yes No
How can we improve this article?