ARM Technical Support Knowledge Articles
PL350 AXI Static Memory Controller Knowledge Articles
Knowledge Articles in this section
When using a synchronous clocking strategy the int_n and busy_n inputs have paths into the aclk domain. If a large delay is placed on the mclk signals these paths become untenable at high ACLK frequencies. Any workaround for this problem?
Link to this index
