7.6. Tracing of exception return, ETMv3.5

ETMv3.4 introduced the exception return packet for tracing ARMv7-M processors. In ETMv3.5, the exception return packet is also traced when an exception return instruction is executed on ARMv7-A and ARMv7-R processors.

The processor generates this packet whenever it executes an exception return instruction and the instruction passes its condition code check. Table 4.4 shows the exception return instructions.

The processor generates the exception return packet immediately after the atom that indicates the exception return instruction, before the branch packet for the target of the exception return.

For ARMv7-A and ARMv7-R processors, the packet indicates that the most recently traced instruction was an exception return instruction. Unlike for ARMv7-M processors, this does not indicate that the exception return instruction has been completed, and the packet might still be canceled by a subsequent exception.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q