3.5.55. Power Down Control Register, ETMPDCR, ETMv3.5

The ETMPDCR register characteristics are:

Purpose

Controls whether power is provided to the ETM trace registers.

Usage constraints

This register can only be accessed using a memory-mapped interface or from an external debugger. Coprocessor accesses are unpredictable.

Configurations

This register is only available in ETMv3.5 or later.

Attributes

See the register summary in Table 3.3,

Figure 3.50 shows the ETMPDCR register bit assignments.

Figure 3.50. ETMPDCR register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.65 shows the ETMPDCR register bit assignments.

Table 3.65. ETMPDCR register bit assignments

Bits

Version [a]

Description

[31:4]-Reserved.
[3]v3.5

Power up control. The possible values of this bit are:

0

Power is not provided to the ETM trace registers.

1

Power is provided to the ETM trace registers.

[2:0]-Reserved

[a] The first ETM architecture version that defines the field.


Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211