Embedded Trace Macrocell Architecture SpecificationETMv1.0 to ETMv3.5
Home > Programmers’ Model > Detailed register descriptions > Counter Value Registers, ETMCNTVRn

3.5.30. Counter Value Registers, ETMCNTVRn

The ETMCNTVR characteristics are:

Purpose

Holds the current value of the corresponding counter.

Usage constraints

Each ETMCNTVR is used with a corresponding ETMCNTRLDVR, ETMCNTENR, and ETMCNTRLDEVR. See About the counter registers.

Configurations

The number of ETMCNTVRs

  • is implementation defined

  • is specified by ETMCCR bits [15:13]

  • can be zero.

See Configuration Code Register, ETMCCR.

Unimplemented ETMCNTVRs are RAZ/WI.

The register access type depends on the ETM version. See Table 3.40.

Attributes

See the register summary in Table 3.3, and Reset behavior.

Figure 3.29 shows the ETMCNTVR bit assignments.

Figure 3.29. ETMCNTVR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.40 shows the ETMCNTVR bit assignments.

Table 3.40. ETMCNTVR bit assignments

Bits

TypeVersion [a]

Description

[31:16]--Reserved.

[15:0]

ROv1.0 to v3.0

Current counter value. From ETM v3.1, when the Programming bit is set to 1 you can write to an ETMCNTVR to set the current value of the counter. See ETM Programming bit and associated state for more information.

RWv3.1

[a] ETM architecture versions to which the Type description applies.


Each ETMCNTVR has the same bit assignments.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211
PDF file icon  PDF version
Home > Programmers’ Model > Detailed register descriptions > Counter Value Registers, ETMCNTVRn