3.7.1. An example ViewData configuration

Suppose that you want to configure ViewData to be asserted only when the following conditions apply:

Suppose also that you want to ensure that ViewData is not asserted when the address is equal to the values set in address comparators 3 or 4.

Figure 3.74 shows the simplified diagram of the required ViewData configuration.

Figure 3.74. Example ViewData configuration

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


To configure this, proceed as follows:

  1. Program ETMVDEVR as Figure 3.75 shows.

    Figure 3.75. ETMVDEVR example

    To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


    ETMVDEVR encodes the ViewData enable event to be active when the sequencer (bits [6:4] = b101) is in state 3.

  2. Program ETMVDCR1 as Figure 3.76 shows.

    Figure 3.76. ETMVDCR1 example

    To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


    ETMVDCR1 encodes the address comparators that are included and excluded. In this case the encoding shows no include resources. Address comparators 3 and 4 (bits [18:19]) are excluded.

  3. Program ETMVDCR3 as Figure 3.77 shows.

    Figure 3.77. ETMVDCR3 example

    To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


    ETMVDCR3 encodes the address ranges that are included and excluded, along with the exclude only control. In this case the exclude only bit, bit [16], must be cleared to 0. Bit [0] is set to 1 to show that address range 1 is included.

ETMVDCR2 encodes the memory map decodes that are included and excluded. There are no MMDs in this example, so you must program this register to zero.

Assume that the following settings have been made for the appropriate resources:

The result is that the ViewData event is activated over addresses 0x8000-0x8100, but not 0x8074 or 0x8090, whenever sequencer state 2 is active. Figure 3.78 shows this.

Figure 3.78. Example ViewData composite range

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211