3.5.38. Implementation specific registers

Register numbers 0x70-0x77 in the register map are reserved for the future implementation of up to eight application-specific registers. Even when an ETM does not implement these registers, implementation specific Register 0, register number 0x70, must be partially defined, so that a debugger can implement a general mechanism for detecting implementation specific extensions.

See Table 3.3 for details of access to this register area.

Implementation specific Register 0

The implementation specific Register 0 characteristics are:

Purpose

Shows the presence of any implementation specific features, and enables any features that are provided.

Usage constraints

There are no usage constraints.

Configurations

This register is only available in ETMv2.0 or later, and must be implemented in those ETM versions.

Attributes

See the register summary in Table 3.3 and Reset behavior.

Figure 3.35 shows the implementation specific Register 0 default bit assignments.

Figure 3.35. implementation specific Register 0 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.48 shows the implementation specific Register 0 default bit assignments.

Table 3.48. implementation specific Register 0 default bit assignments

BitsVersion [a]TypeDescription
[31:8]--Reserved.
[7:4]v2.0RW [b]

Enable implementation specific extensions. The ETM must behave as if the implementation specific extensions are not implemented when these bits are b0000. The behavior of the ETM is implementation defined when these bits are set to any value other than b0000.

On an ETM reset these bits are cleared to b0000.

[3:0]v2.0ROIf this field is b0000 then no implementation specific extensions are supported. Other values are for use only as permitted in writing by ARM Limited.

[a] The first ETM architecture version that defines the field.

[b] RW only if bit [11] of the ETMCCER is set to 1, RO otherwise. See Configuration Code Extension Register, ETMCCER, ETMv3.1 and later.


Note

Trace debug tools might require application-specific modifications to support any added functionality.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211