| Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved. | ARM IHI 0014Q |
| Non-Confidential | ID101211 |
 PDF version | |
| Home > Programmers’ Model > Detailed register descriptions > Context ID Comparator Value Registers, ETMCIDCVRn |
| |||
| Home > Programmers’ Model > Detailed register descriptions > Context ID Comparator Value Registers, ETMCIDCVRn | |||
The ETMCIDCVR characteristics are:
Holds a 32-bit Context ID value for comparison.
There are no usage constraints.
These registers are only implemented from ETMv2.0.
The number of Context ID comparators:
is implementation defined
is specified by ETMCCR bits [25:24]
can be zero.
See Configuration Code Register, ETMCCR.
Unimplemented ETMCIDCVRs are RAZ/WI.
See the register summary in Table 3.3, and Reset behavior.
Figure 3.33 shows the ETMCIDCVR bit assignments.
Table 3.46 shows the ETMCIDCVR bit assignments.
Table 3.46. ETMCIDCVR bit assignments
Bits | Defined in ETM architecture versions | Description |
|---|---|---|
| [31:0] | v2.0 and later | Context ID value |
Each ETMCIDCVR has the same bit assignments.
| Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved. | ARM IHI 0014Q |
| Non-Confidential | ID101211 |
| PDF version | |
| Home > Programmers’ Model > Detailed register descriptions > Context ID Comparator Value Registers, ETMCIDCVRn |