7.10.1. Frequency of synchronization

Each form of synchronization must occur in a specified frequency, that depends on the ETM architecture version:


Synchronization must occur every n cycles.

ETMv3.1 and later

Synchronization must occur every n bytes of trace.

Where n is the value of the Synchronization Frequency Register, register 0x078. The implementation might delay synchronization in special cases by up to another n cycles, usually to prevent overflow.

An overflow occurs if periodic synchronization does not occur in a period of twice the synchronization frequency.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q