3.5.64. CoreSight Device Configuration Register, ETMDEVID, ETMv3.2 and later

The ETMDEVID register characteristics are:


Returns an implementation defined CoreSight component capabilities field.

Usage constraints

There are no usage constraints.


This register is only available in ETMv3.2 or later.

The width of the data field in the register is implementation defined.


See the register summary in Table 3.3 and Reset behavior.

Figure 3.58 shows the ETMDEVID register bit assignments.

Figure 3.58. ETMDEVID register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.73 shows the ETMDEVID register bit assignments.

Table 3.73. ETMDEVID register bit assignments


Version [a]


[31:n][b]-Reserved. Read-as-zero.
[n-1:0]v3.2 and later

Component capabilities.

Bit assignments in this field are implementation defined.

[a] The first ETM architecture version that defines the field.

[b] The value of n is implementation defined.

A Device Configuration Register is a required register in any CoreSight component. The data field in this register indicates the capabilities of the component. The width of the data field, and the meaning of the bits in the data field, are implementation defined. All unused bits must Read-As-Zero.

If a component is configurable, ARM recommends that this register is used to indicate any changes to the standard configuration.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q