7.9.3. Implementation of pulse and latch behavior of EmbeddedICE inputs

Correct implementation of configurable EmbeddedICE watchpoint comparator inputs requires control signals that indicate the sampling point for each input. For each input, the input is sampled at the appropriate point indicated by the control signals. The sampling depends on the value of the corresponding bit in the ETMEIBCR. If this bit is:

0

If the signal is sampled HIGH, the EmbeddedICE input is asserted for a single cycle from the point where it is sampled.

1

The EmbeddedICE signal is latched to the sampled value, and held until the cycle before the next sample point.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211