3.5.72. Peripheral ID5 to Peripheral ID7 Registers, ETMPIDR5 to ETMPIDR7

The characteristics for ETMPIDR5 to ETMPIDR7 are:


Reserved for future expansion of the CoreSight peripheral identification information.

Usage constraints

These registers are unused.


From ETMv3.2 these registers are defined as reserved registers.


See the register summary in Table 3.3 and Reset behavior.

Figure 3.67 shows the ETMPIDR5 to ETMPIDR7 bit assignments.

Figure 3.67. ETMPIDR5 to ETMPIDR7 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.82 shows the ETMPIDR5 to ETMPIDR7 bit assignments.

Table 3.82. ETMPIDR5 to ETMPIDR7 bit assignments

BitsDefined in ETM architecture versionsDescription
[7:0]v3.2 and laterReserved

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q