3.5.9. TraceEnable Control 2 Register, ETMTECR2, ETMv1.2 and later

The ETMTECR2 characteristics are:


Specifies the single address comparators that hold the addresses used for include/exclude control.

Usage constraints

There are no usage constraints.


This register is only available in ETMv1.2 or later.


See the register summary in Table 3.3, and Reset behavior.

Figure 3.12 shows the ETMTECR2 bit assignments.

Figure 3.12. ETMTECR2 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.18 shows the ETMTECR2 bit assignments.

Table 3.18. ETMTECR2 bit assignments


Version [a]





When a bit is set to 1, it selects a single address comparator 16-1 for include/exclude control. For example, bit [0] set to 1 selects single address comparator 1.

[a] The first ETM architecture version that defines the field.

Whether the specified comparators hold include or exclude addresses depends on the setting of the exclude/include flag in the ETMTECR1.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q