3.5.47. CoreSight Trace ID Register, ETMTRACEIDR, ETMv3.2 and later

The ETMTRACEIDR characteristics are:


Defines the 7-bit Trace ID, for output to the trace bus.

Usage constraints

There are no usage constraints.


This register is only available in ETMv3.2 or later.


See the register summary in Table 3.3, the register bit descriptions, and Reset behavior.

Figure 3.43 shows the ETMTRACEIDR bit assignments.

Figure 3.43. ETMTRACEIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.57 shows the ETMTRACEIDR bit assignments.

Table 3.57. ETMTRACEIDR bit assignments


Version [a]



Trace ID to output onto the trace bus.

On an ETM reset this field is cleared to 0x00.

[a] The first ETM architecture version that defines the field.

This register is used in systems where multiple trace sources are present and tracing simultaneously. For example, where an ETM outputs trace onto the AMBA version 3 Advanced Trace Bus (ATB), a unique ID is required for each trace source so that the trace can be uniquely identified as coming from a particular trace source. For more information about the AMBA version 3 ATB, see the CoreSight Architecture Specification.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q