3.5.66. About the CoreSight Peripheral Identification Registers, ETMv3.2 and later

The Peripheral Identification Registers provide standard information required by all CoreSight components. They are a set of eight registers, shown in register number order in Table 3.75:

Table 3.75. Summary of the Peripheral Identification Registers

RegisterDescriptionNumberOffset [a]
Peripheral ID4Peripheral ID4 Register, ETMPIDR40x3F40xFD0
Peripheral ID5Peripheral ID5 to Peripheral ID7 Registers, ETMPIDR5 to ETMPIDR70x3F50xFD4
Peripheral ID60x3F60xFD8
Peripheral ID70x3F70xFDC
Peripheral ID0Peripheral ID0 Register, ETMPIDR00x3F80xFE0
Peripheral ID1Peripheral ID1 Register, ETMPIDR10x3F90xFE4
Peripheral ID2Peripheral ID2 Register, ETMPIDR20x3FA0xFE8
Peripheral ID3Peripheral ID3 Register, ETMPIDR30x3FB0xFEC

[a] Used when registers are accessed in a memory-mapped scheme. The register offset is always (4 x (Register number)).


Only bits [7:0] of each Peripheral ID Register are used, with bits [31:8] reserved. Together, the eight Peripheral ID Registers define a single 64-bit Peripheral ID, as Figure 3.60 shows.

Figure 3.60. Mapping between the Peripheral ID Registers and the Peripheral ID value

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Figure 3.61 shows the standard Peripheral ID fields in the single conceptual Peripheral ID.

Figure 3.61. Peripheral ID fields

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.76 shows the standard Peripheral ID fields, and shows where this information is held in the Peripheral ID Registers.

Table 3.76. Register fields for the Peripheral Identification Registers

NameSizeDescriptionSee Register
4KB Count4 bitsLog2 of the number of 4KB blocks occupied by the device. ETM implementations occupy a single 4KB block, so this field is always 0x0.Peripheral ID4
JEP 106 code 4+7 bitsIdentifies the designer of the device. This consists of a 4-bit continuation code and a 7-bit identity code. In all current ETMs the continuation code is 0x4 and the identity code is 0x3B, indicating ARM.Peripheral ID1, Peripheral ID2, Peripheral ID4
Part Number12 bitsPart number for the device.Peripheral ID0, Peripheral ID1
Revision4 bitsRevision of the peripheral. See Implementation revision.Peripheral ID2
RevAnd4 bitsIndicates a late modification to the device, usually as a result of an Engineering Change Order. This field is 0x0 in all current implementations.Peripheral ID3
Customer modified4 bitsIndicates an endorsed modification to the device.Peripheral ID3

For more information about these fields, see the CoreSight Architecture Specification.

The following sections describe the fields present in each register. Registers are described in register name order, ID0 to ID7. Table 3.75 shows the register numbers and offset addresses of these registers, that do not run in register name order.

Note

In ETMv3.5 coprocessor accesses to these registers are unpredictable.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211