3.5.74. Component ID0 Register, ETMCIDR0

The ETMCIDR0 characteristics are:

Purpose

Holds byte 0 of the CoreSight preamble information.

Usage constraints

Only bits [7:0] of this register are valid. They must be used with bits [7:0] of the other Component ID registers to obtain the CoreSight Component ID for the ETM macrocell.

Configurations

This register is only available in ETMv3.2 or later.

Attributes

See the register summary in Table 3.3 and Reset behavior.

Figure 3.69 shows the ETMCIDR0 bit assignments.

Figure 3.69. ETMCIDR0 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.84 shows the ETMCIDR0 bit assignments.

Table 3.84. ETMCIDR0 bit assignments

BitsDefined in ETM architecture versionsValueDescription
[31:8]--Reserved
[7:0]v3.2 and later0x0DReserved

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211