3.5.33. Current Sequencer State Register, ETMSQR

The ETMSQR characteristics are:


Holds the current state of the sequencer.

Usage constraints

There are no usage constraints.


Whether the ETM includes a sequencer is implementation defined, and is specified by ETMCCR bit [16]. See Configuration Code Register, ETMCCR. If the ETM does not include a sequencer ETMSQR is RAZ/WI.

If ETMSQR is implemented its access type depends on the ETM version. See Table 3.43.


See the register summary in Table 3.3, and Reset behavior.

Figure 3.30 shows the ETMSQR bit assignments.

Figure 3.31. ETMSQR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.43 shows the ETMSQR bit assignments.

Table 3.43. ETMSQR bit assignments


TypeVersion [a]




ROv1.0 to v3.0

The permitted values of this field are:


Sequencer currently in state 1.


Sequencer currently in state 2.


Sequencer currently in state 3.

The value of b11 is reserved.

From ETMv3.1, when the Programming bit is set to 1, software can write to this field to force the sequencer to a particular state. The effect of writing b11 to this field is unpredictable, and software must not write this value.


[a] ETM architecture versions to which the Type description applies.

See ETM Programming bit and associated state for information about programming this register in ETMv3.1 or later.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q