3.5.26. About the counter registers

An ETM implements between zero and four 16-bit counters, and uses four registers to define the operation of each counter. The following sections describe the counter registers:

Table 3.36 summarizes the counter registers:

Table 3.36. Summary of counter registers

 Counter registers
CounterReload Value [a]Enable[a]Reload Event [a]Value[a]
10x0500x0540x0580x05C
20x0510x0550x0590x05D
30x0520x0560x05A0x05E
40x0530x0570x05B0x05F

[a] Register numbers are listed. Where registers are accessed in a memory-mapped scheme, the register offset is always 4 x (Register number).


Bits [15:13] of the ETMCCR specify how many counters the ETM implements. See Configuration Code Register, ETMCCR

See Counters for more information about the counter registers.

Reduced function counter, ETMv3.5

In ETMv3.5, counter 1 can be implemented as a counter with reduced functionality. The reduced function counter has the following attributes:

  • 16-bit reload value, configured by ETMCNTRLDVR1

  • Decrements on every cycle. ETMCNTENR1 is Reserved.

  • Reloads every time the counter reaches zero. ETMCNTRLDEVR1 is Reserved.

  • The counter value cannot be read. ETNCNTVR1 is Reserved.

  • The counter always starts at the reload value when the ETM programming bit is cleared.

  • The value cannot be saved or restored.

Bit [27] of the ETMCCER identifies whether counter 1 is a reduced function counter. See Configuration Code Extension Register, ETMCCER, ETMv3.1 and later.

If more than 1 counter is implemented, the counters other than counter 1 are always full function counters.

Copyright © 1999-2002, 2004-2009, 2011 ARM Limited. All rights reserved.ARM IHI 0014Q
Non-ConfidentialID101211